Advertisement

Quick Links

10623 Roselle Street, San Diego, CA 92121
(858) 550-9559
FAX (858) 550-7322
contactus@accesio.com
www.accesio.com
MODEL PCI-DA12-8/16
USER MANUAL
FILE: MPCI-DA12-16.D1u

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PCI-DA12-8/16 and is the answer not in the manual?

Questions and answers

Summary of Contents for Acces I/O products PCI-DA12-8/16

  • Page 1 • • 10623 Roselle Street, San Diego, CA 92121 (858) 550-9559 FAX (858) 550-7322 • contactus@accesio.com www.accesio.com MODEL PCI-DA12-8/16 USER MANUAL FILE: MPCI-DA12-16.D1u...
  • Page 2 ACCES, nor the rights of others. IBM PC, PC/XT, and PC/AT are registered trademarks of the International Business Machines Corporation. Printed in USA. Copyright 2001 - 2011 by ACCES I/O Products Inc, 10623 Roselle Street, San Diego, CA 92121. All rights reserved. WARNING!! ALWAYS CONNECT AND DISCONNECT YOUR FIELD CABLING WITH THE COMPUTER POWER OFF.
  • Page 3 Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES. Manual PCI-DA12-8/16...
  • Page 4: Table Of Contents

    Chapter 8: Calibration ....................26 Chapter 9: Connector Pin Assignments ..............28 Table 9-1: P2 DAC Pin Assignments ..............28 Table 9-2: P3 Digital I/O & Counter/Timer Pin Assignments ......... 29 Table 9-3: Digital I/O & Counter/Timer Pin Assignments, DB37F ......30 Manual PCI-DA12-8/16...
  • Page 5: Chapter 1: Introduction

    64mA. Pull-ups on the card assure that there are no erroneous outputs at power up. The lines initialize in the input mode, the buffers are configured by hardware logic for input or output according to direction assignment from a control register in the PPI. Manual PCI-DA12-8/16...
  • Page 6: Specifications

    2.5 VDC min., source 32 mA • Logic Low: 0.5 VDC max., sink 64 mA Input (0 to 24 Channels) • 2.0 to 5.0 VDC, Input Load: +20 μA Logic High: • -0.5 to +0.8 VDC, Input Load: -20 μA Logic Low: Manual PCI-DA12-8/16...
  • Page 7 0 to 500 mA, fused (resetting) • Size: 12.2" long (310 mm) • Power Required: +12 VDC at 310 mA maximum (16 channels) -12 VDC at 150 mA maximum +5 VDC at 662 mA typical with all digital outputs at high impedance Manual PCI-DA12-8/16...
  • Page 8 Figure 1-1: Block Diagram Manual PCI-DA12-8/16...
  • Page 9: Chapter 2: Installation

    Caution! * ESD A single static discharge can damage your card and cause premature failure! Please follow all reasonable precautions to prevent a static discharge such as grounding yourself by touching any grounded surface prior to touching the card. Manual PCI-DA12-8/16...
  • Page 10 BIOS calls used to determine the address and IRQ assigned to installed PCI devices. In Windows, the Windows sample programs demonstrate querying the registry entries (created by PCIFind and NTIOPCI.SYS during boot-up) to determine this same information. Manual PCI-DA12-8/16...
  • Page 11: Chapter 3: Option Selection

    ISR, enable updates (read base+5), and enable interrupts (read base+3). This counter- generated update pulse is available at the 40-pin header connector (OUT2) to synchronize external devices. Refer to Chapter 5, Programming of this manual for more detail on this process. Manual PCI-DA12-8/16...
  • Page 12 Figure 3-1: Option Selection Map Manual PCI-DA12-8/16...
  • Page 13 Figure 3-2: Field Wiring Diagrams Caution! Do not connect current loops in a DAC that is set to voltage mode. The loop supply can destroy the DAC. Manual PCI-DA12-8/16...
  • Page 14: Chapter 4: Address Selection

    The Device ID for the 8 channel V card is 6CA9h. The Device ID for the 16 channel V card is 6CB1h. The control / DAC / I/O / Counter/Timer base address is BaseAddresses[2] in the PCI_COMMON_CONFIG structure, while the calibration base address is BaseAddresses[3]. Manual PCI-DA12-8/16...
  • Page 15: Chapter 5: Programming

    Base Address+6 will change it back. The counter-generated update pulse is also available at the 40-pin header connector(OUT2) to synchronize external devices, and can generate interrupts for synchronized loading if enabled by a read from Base Address+3. (Interrupts are disabled by a read from Base Address+4.) Manual PCI-DA12-8/16...
  • Page 16 Although it is possible to write the low and high bytes separately as shown above, it is much easier to write both bytes with a single OUT DX, AX instruction. In that case, only even addresses are written. Table 5-1: Register Map Manual PCI-DA12-8/16...
  • Page 17 B0 or LSB For Bipolar ranges: For Bipolar ranges, data are in offset binary form. XXXX 0000 0000 0000 -Full Scale XXXX 1000 0000 0000 Zero XXXX 1111 1111 1111 +Full Scale   MSB or B11 B0 or LSB Manual PCI-DA12-8/16...
  • Page 18 The 8255 control register will latch a new configuration byte when it's written to with bit D7 high. If, for example, hex 80 is sent to Base Address+23, the group 0 PPI will be configured in mode 0 with ports A, B, and C as outputs. Manual PCI-DA12-8/16...
  • Page 19 D7 low must be sent to Base Address+23. Note All data bits except D7 must be the same for the two control bytes. Those buffers will now remain enabled until another control byte with data bit D7 high is sent to Base Address+23. Manual PCI-DA12-8/16...
  • Page 20: Chapter 6: 8254 Counter/Timer

    This mode sets the output high and, when the count is loaded, the counter begins to count down. When the counter reaches zero, the output will go low for one input period. The counter must be reloaded to repeat the cycle. A low gate input will inhibit the counter. Manual PCI-DA12-8/16...
  • Page 21 * See section on Reading and Loading the Counters. RW0-RW1: These bits select the read/write mode of the selected counter. Counter Read/Write Function Counter Latch Command Read/Write LS Byte Read/Write MS Byte Read/Write LS Byte, then MS Byte Manual PCI-DA12-8/16...
  • Page 22 C2 through C0 are latched simultaneously. When STA=0, the counter status byte is read when the counter I/O location is accessed. The counter status byte provides information about the current output state of the selected counter and its configuration. The status byte returned if STA=0 is: Manual PCI-DA12-8/16...
  • Page 23 1KHz to 2MHz. This function requires as input the Base Address of the card. The unknown frequency is applied to the CLOCK IN pin of the card. The function will return the frequency as a long integer in Hz. long frequency_measure(unsigned BaseAddress); Manual PCI-DA12-8/16...
  • Page 24 The Base Address of the card is required as input to the function. The signal should be applied to the CLOCK IN pin of the card. Software latency will be affected by the operating system and will set a limit on the precision of the measurement. unsigned pulse_width(unsigned BaseAddress); Manual PCI-DA12-8/16...
  • Page 25: Chapter 7: Software

    (AO 0). outport (BASE + 0, N) For simplicity, it was assumed that the simultaneous-update capability was not used. Examples of this routine are found on the sample disk along with examples in other languages. Manual PCI-DA12-8/16...
  • Page 26: Chapter 8: Calibration

    DAC 15 Base + A0h DAC 0 DAC 0 -10 V to 10 V. Base + BEh DAC 15 DAC 15 Base + C0h DAC 0 DAC 0 4 to 20 mA. Base + DEh DAC 15 DAC 15 Manual PCI-DA12-8/16...
  • Page 27 Channel 9 Base + FAh Channel 10 -10 V - +10 V Base + FBh Channel 11 Base + FCh Channel 12 4-20mA Base + FDh Channel 13 Base + FEh Channel 14 Base + FFh Channel 15 Manual PCI-DA12-8/16...
  • Page 28: Chapter 9: Connector Pin Assignments

    External Ref In * +5 Vout Fused +5 VDC from PC Analog GND Analog Ground Power GND Power Ground Return GND Return Analog Ground * Adjust outputs by applying from 4.5V to 5.5V Table 9-1: P2 DAC Pin Assignments Manual PCI-DA12-8/16...
  • Page 29 Digital I/O Port B - Bit 5 Return Ground Digital I/O Port B - Bit 6 Return Ground Digital I/O Port B - Bit 7 Return Ground Return Ground Return Ground Return Ground Return Ground Table 9-2: P3 Digital I/O & Counter/Timer Pin Assignments Manual PCI-DA12-8/16...
  • Page 30 Digital I/O Port C - Bit 5 Digital I/O Port C - Bit 6 Digital I/O Port C - Bit 7 Return Ground Return Ground Clock In Gate Clock Out Return Ground Return Ground Table 9-3: Digital I/O & Counter/Timer Pin Assignments, DB37F Manual PCI-DA12-8/16...
  • Page 31 If you experience any problems with this manual or just want to give us some feedback, please email us at: manuals@accesio.com. Please detail any errors you find and include your mailing address so that we can send you any manual updates. 10623 Roselle Street, San Diego CA 92121 Tel. (858)550-9559 FAX (858)550-7322 www.accesio.com Manual PCI-DA12-8/16...

Table of Contents