Table of Contents
Advertisement
ICF-CD73/CD73V
Ver. 1.1
6-16. IC PIN FUNCTION DESCRIPTION
• LCD BOARD IC401 µPD789477GC-A33-8BT (SYSTEM CONTROLLER)
Pin No.
Pin Name
1, 2
NC
3 to 5
VLC2 to VLC0
6 to 9
COM0 to COM3
10 to 27
SEG17 to SEG0
VERSION0 to
28 to 30
VERSION2
31
POWER ON
32
R ON
33 to 37
NC
38
AVDD
39
FSEQ
40
NC
41
AC IN
42
VM
43
VH
44 to 46
KEY2 to KEY0
47
AVSS
48
NC
49
DC CHK
50
WRQ
51
KEY CHK
52
BUZZER
53
CD DATA IN
54
CD DATA
55
CD CLK
56
CD CE
57
DRF
58
XRST
59
CD ON
60
NC
61
CD OPEN
62
MUTE
63
COUNT
64
R CLK
65
R DATA
66
R CE
67, 68
NC
69
IC
70
XT1
71
XT2
72
VDD0
73
VSS0
74
X1
75
X2
34
I/O
—
Not used
—
Terminal for doubler circuit capacitor connection to develop liquid crystal display drive voltage
O
Common drive signal output to the liquid crystal display
O
Segment drive signal output to the liquid crystal display
I
Setting input terminal for destination
Power on/off control signal output terminal for the power amplifier
O
"L": standby mode, "H": power amplifier on
O
Power on/off control signal output for the tuner section "H": tuner power on
I
Not used
—
Power supply terminal (+3.3V) (analog system)
I
CD synchronizing signal detection signal input from the digital signal processor
I
Not used
I
Power detection signal input terminal when connected AC power adapter (A/D input)
I
Middle voltage (+3V) detection input for battery check
I
High voltage (+6V) detection signal input for AC or battery check
I
Front and top panel key input terminal (A/D input)
—
Ground terminal (for analog system)
I
Not used
I
Power failure detection signal input terminal "L": power failure, "H": power on
I
CD interruption signal input from the digital signal processor
I
Key interruption detection signal input terminal
O
Beep sound signal output terminal
I
Serial data input from the digital signal processor
O
Serial data output to the digital signal processor
O
Serial data transfer clock signal output to the digital signal processor
O
Chip enable signal output to the digital signal processor
I
CD focus on/off detection signal input from the digital signal processor
O
System reset signal output to the digital signal processor "L": reset
O
Power on/off control signal output for the CD section "H": CD power on
I
Not used
I
CD lid open/close detect switch input terminal "L": CD lid is closed, "H": CD lid is opened
O
Tuner muting on/off control signal output to the FM/AM PLL "L": muting on
I
PLL serial count data input terminal from the FM/AM PLL
O
PLL serial data transfer clock signal output to the FM/AM PLL
O
PLL serial data output to the FM/AM PLL
O
PLL chip enable signal output to the FM/AM PLL
I
Not used
—
Ground terminal
I
Sub system clock input terminal (32.768 kHz)
O
Sub system clock output terminal (32.768 kHz)
—
Power supply terminal (+3.3V)
—
Ground terminal
I
Main system clock input terminal (4.19 MHz)
O
Main system clock output terminal (4.19 MHz)
Description
Advertisement
Table of Contents
