Toshiba TLCS-900 Family Product Manual page 31

Toshiba microcomputer product guide
Hide thumbs Also See for TLCS-900 Family:
Table of Contents

Advertisement

64-Bit TX System RISC
TX49
Family
This highly functional, high-performance family contains an encoder, and is well adapted to digital information equipment.
TX4939XBG-400
64-bit RISC microcontroller with encoder, DDR-SDRAM controller, EtherMAC, and ATA100
The TX4939XBG-400 is based on a TX49/H4 core, and
contains an encoder, a DDR-SDRAM controller, an
ATA100, an EtherMAC, a PCI controller and other peripher-
als. It is a highly functional, high-performance, 64-bit RISC
microcomputer optimally applicable to digital information
appliances. The processor operates at a frequency of 400
MHz, while the PCI bus runs at a frequency of 33/66 MHz.
TX49/H4 core
Debug Support Unit (DSU)
Data Cache
IU
(32K)
General
Purpose
MMU
Register
Write
MAC unit
Buffer
Floating-Point Unit (FPU)
32-bit IM BUS
2
RTC
SIO
SPI
I
C
TX4939 reference board
This board consists of a CPU module and a base board.
RS-232C
2 channels
32-bit
DDR SDRAM
256MB
AMR Connector
NOR
FLASH ROM
NAND
FLASH ROM
Connector for external bus extension (150 pin)
36
Encoder
DDR-SDRAM
Controller
External Bus Interface
Instruction
(NAND FLASH)
Cache (32K)
64-bit
G-BUS
DMA Controller
BIU
10/100BASE-T
EtherMAC
ATA100
Video port
IM BUS Bridge
PCI Controller
AC-Link/
2
I
S
Ethernet x2
10/100M
TX4939XBG
(400MHz)
IDE Connector
USB 2.0 Host
VT6212
PCI Bus
PCI Card Slot
3.3V x3.5V x2
Local Bus (8/16-bit)
ISA Connector
Ethernet
(100M)
TX49/H4 64-bit RISC core
On-chip caching
4-way set-associative caches
Instruction cache: 32 Kbytes
Data cache: 32 Kbytes
Cache lock function
Memory management unit
Memory controller: DDR-SDRAM (32-bit, 400 MHz)
Supports NAND Flash, SRAM, ROM and NOR Flash
Encoder: Supports DES, 3DES, AES, MD5, SHA1 and
Modular Exponentiation Operation Coprocessor
DMA controller: 8 channels
10/100BASE-T EtherMAC: 2 channels
ATA100: 2 channels
Video port: 1-parallel I/O, 3-serial in
PCI controller: 33/66 MHz
AC-Link
2
I
S
SIO: 4 channels
SPI
2
I
C
Interrupt controller
Maximum operating frequency: 400 MHz
I/O supply voltage: 3.3 V
Internal supply voltage: 1.25 V
I/O (DDR 400): 2.6 V
I/O (less or equal to DDR 333): 2.5 V
Package: 456-pin PBGA (with 36-pin thermal balls)
CPU module
TX4939XBG-400
Contains four 512 M-bit DDR-SDRAMs suitable for the
DDR400 in the standard configuration sized totally at 256 MB.
Contains a power supply necessary to drive the DDR memory.
Supports an EJTAG interface that allows data to be read and written.
Supports a DIP switch used for boot setting.
Provided with the CPU around which reset, clock and RTC circuits are installed.
Base board
The TX4939 contains two channels of Ethernet controllers each of
which consists of a 10/100M Ethernet MAC and an external PHY.
Supports a NOR flash ROM (x 16 bits) consisting of 32
MB of a user ROM and 8 MB of a monitor ROM.
Contains 32 MB of a NAND flash ROM (x 8 bits).
Supports two channels of ATA (IDE) interfaces.
Contains an AUDIO (AC-link/I
Supports five channels of PCI slots.
Provided with a USB 2.0 host.
Supports four channels of RS-232C interfaces.
Contains a 100 Base-TX Ethernet controller used for debugging.
Equipped with a ROM emulator connector.
Supports two ISA slots.
Contains a connector for external bus extension.
Provided with an I/O controller.
Contains a power supply.
Full size: ATX size
The model ID required for ordering TX4939 reference
board is RBHMA4700 (CE).
2
S) interface.

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tx49 family

Table of Contents