Advertisement

Quick Links

The SN75LVDS83B FlatLink™ transmitter contains the following functions within a single integrated
circuit:
Four 7-bit, parallel-load, serial-out, shift registers
A 7x clock synthesizer
Five low-voltage differential signaling (LVDS) line drivers
These functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five
balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 and LCD panels
with integrated LVDS receivers.
This evaluation module (EVM) acts as a reference design that can be easily modified for any projected
application. Target applications include the following:
LCD panel drivers
Ultra-mobile PCs (UMPCs)
Netbook PCs
Digital picture frames
Schematics and layout information are included at the end of the manual.
SNLU233 – October 2017
Submit Documentation Feedback
LVDS83BTSSOPEVM User's Guide
Copyright © 2017, Texas Instruments Incorporated
User's Guide
SNLU233 – October 2017
LVDS83BTSSOPEVM User's Guide
1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the FlatLink SN75LVDS83B and is the answer not in the manual?

Questions and answers

Summary of Contents for Texas Instruments FlatLink SN75LVDS83B

  • Page 1 LCD panel drivers • Ultra-mobile PCs (UMPCs) • Netbook PCs • Digital picture frames Schematics and layout information are included at the end of the manual. SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 2: Table Of Contents

    ................LVDS83BTSSOPEVM Schematics (1/3) ................LVDS83BTSSOPEVM Schematics (2/3) ................. LVDS83BTSSOPEVM Schematic (3/3) List of Tables .......................... Trademarks FlatLink is a trademark of Texas Instruments. LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 3: Introduction

    4). A low-level on this signal clears all internal registers to a low-level. Remove the strap on JMP8 to enable the device for normal operation. SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 4: Power-Up Sequence

    2. Wait an additional 0 to 200 ms to avoid display noise. 3. Enable the video source output – start sending black video data. LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 5: Signal Connectivity

    100-Ω termination resistor across each differential input while keeping a high-impedance between each RX input signal and GND, which would not require the setup steps previously outlined. SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 6: 24-Bit Color Host To 24-Bit Lcd Panel Application With 2 Msb Transfer Over Fourth Data Channel

    This configuration is most popular for 24-bit panels. Figure 5. 24-Bit Color Host to 24-Bit LCD Panel Application With 2 MSB Transfer Over Fourth Data Channel LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 7: 24-Bit Color Host To 24-Bit Lcd Panel Application With 2 Lbs Transfer Over Fourth Data Channel

    LOW level input at JMP7. This configuration is fairly uncommon. Figure 6. 24-Bit Color Host to 24-Bit LCD Panel Application With 2 LBS Transfer Over Fourth Data Channel SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 8: 18-Bit Color Host To 18-Bit Lcd Panel Application

    LOW level input at JMP7. Figure 7. 18-Bit Color Host to 18-Bit LCD Panel Application LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 9: 12-Bit Color Host To 18-Bit Lcd Panel Application

    For linear steps with less dynamic range, connect D0, D7, and D15 to VCC. Figure 8. 12-Bit Color Host to 18-Bit LCD Panel Application SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 10: Pcb Construction

    A differential routing scheme that creates 100-Ω impedance between the differential traces could have also been implemented equally as well with this device. LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 11: Lvds83Btssopevm Top Layer

    PCB Construction www.ti.com Figure 10. LVDS83BTSSOPEVM Top Layer SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 12: Lvds83Btssopevm Layer 2 - Gnd

    PCB Construction www.ti.com Figure 11. LVDS83BTSSOPEVM Layer 2 – GND LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 13: Lvds83Btssopevm Layer 3 - Dut Gnd

    PCB Construction www.ti.com Figure 12. LVDS83BTSSOPEVM Layer 3 – DUT GND SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 14: Lvds83Btssopevm Layer 4 - Vcc

    PCB Construction www.ti.com Figure 13. LVDS83BTSSOPEVM Layer 4 – V LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 15: Lvds83Btssopevm Layer 5 - Gnd

    PCB Construction www.ti.com Figure 14. LVDS83BTSSOPEVM Layer 5 – GND SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 16: Lvds83Btssopevm Bottom Layer

    PCB Construction www.ti.com Figure 15. LVDS83BTSSOPEVM Bottom Layer LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 17: Lvds83Btssopevm Bill Of Materials

    Round spacer #6 NYLON 3/8" Spacer 4 - 40 / Screws B&F Fastener Supply PMSSS 440 0025 PH Building Fasteners Machine screw pan Phillips 4 – 40 0.25 SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 18: Lvds83Btssopevm Schematics

    GND1 LVDSGND1 GND2 LVDSGND2 GND3 LVDSGND3 GND4 PLLGND1 GND5 PLLGND2 SN75LVDS83B Device Ground Copyright © 2017, Texas Instruments Incorporated Figure 16. LVDS83BTSSOPEVM Schematics (1/3) LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 19: Lvds83Btssopevm Schematics (2/3)

    Jumper high to enable device Jumper low to disable device JMP4 Header 7x2 CLKIN JMP5 SN75LVDS83B Copyright © 2017, Texas Instruments Incorporated Figure 17. LVDS83BTSSOPEVM Schematics (2/3) SNLU233 – October 2017 LVDS83BTSSOPEVM User’s Guide Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 20: Lvds83Btssopevm Schematic (3/3)

    SM A SURFACE CLKOUTP SN75LVDS83B sma_surface SM A SURFACE sma_surface SM A SURFACE Copyright © 2017, Texas Instruments Incorporated Figure 18. LVDS83BTSSOPEVM Schematic (3/3) LVDS83BTSSOPEVM User’s Guide SNLU233 – October 2017 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated...
  • Page 21 STANDARD TERMS FOR EVALUATION MODULES Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or documentation which may be provided together or separately (collectively, an “EVM” or “EVMs”) to the User (“User”) in accordance with the terms set forth herein.
  • Page 22 FCC Interference Statement for Class B EVM devices NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation.
  • Page 23 【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。 2. 実験局の免許を取得後ご使用いただく。 3. 技術基準適合証明を取得後ご使用いただく。 なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ ンスツルメンツ株式会社 東京都新宿区西新宿6丁目24番1号 西新宿三井ビル 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http:/ /www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 3.4 European Union 3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive): This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes.
  • Page 24 Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated...
  • Page 25 IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES Texas Instruments Incorporated (‘TI”) technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to assist designers who are developing applications that incorporate TI products;...
  • Page 26 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments LVDS83BTSSOPEVM...

Table of Contents