Page 2
EDM01-02: DAG 4.2S Card User Guide Published by: ® Endace Measurement Systems Building 7 17 Lambie Drive PO Box 76802 Manukau City 1702 New Zealand Phone: +64 9 262 7260 Fax: +64 9 262 7261 support@endace.com www.endace.com International Locations New Zealand Americas Europe, Middle East &...
Page 3
Disclaimer Whilst every effort has been made to ensure accuracy, neither Endace Measurement Systems Limited nor any employee of the company, shall be liable on any ground whatsoever to any party in respect of decisions or actions they may make as a result of using this information.
Chapter 2: Installation 2.2 Insert the Card into PC 2.3 DAG 4.2S Card Optical Connectors Chapter 3: Setting Optical Power 3.1 DAG 4.2S Card Optical Power Input 3.2 Splitter Losses Chapter 4: Confidence Testing 4.1 Interpreting DAG Card LED Status 4.2 DAG 4.2S Card Capture Session...
EDM01-02: DAG 4.2S Card User Guide Chapter 1: Introduction Introduction The installation of the Endace DAG card on a PC begins with installing the operating system and the Endace software. Viewing this This document, DAG 4.2S Card User Manual is available when the document installation CD is placed in a running Windows PC.
1.3 DAG 4.2S Card Architecture Description Serial SONET optical data is received by the DAG 4.2S card optical interface, and fed through a demultiplexor into a physical layer ASIC. The packet data is then fed immediately into the Xilinx FPGA. This FPGA contains the DUCK timestamp engine, packet record processor, and PCI interface logic.
EDM01-02: DAG 4.2S Card User Guide Figure Figure 1-2 shows the DAG 4.2S card major components and data flow. Figure 1-2. DAG 4.2S Card Major Components and Data Flows. 1.5 DAG 4.2S Card System Requirements Description The DAG 4.2S card and associated data capture system minimum operating requirements are: •...
Chapter 2: Installation Introduction A DAG 4.2S card can be installed in any free 3.3v signalling 64-bit Bus Mastering PCI slot. The DAG 4.2S card is capable of running at 66MHz, but if any other device on the same bus is not capable of 66MHz operation then all devices on the bus will operate at 33MHz.
DAG to daisy chain systems, or if a data generation program being used. If the Tx port of the DAG 4.2S card is not used, the SC-type transceiver optics should be covered to prevent ingress of dust. An 8-pin RJ45 socket is used for time synchronization. This socket should never be connected to an Ethernet network or telephone line.
Splitter Losses 3.1 DAG 4.2S Card Optical Power Input Description The optical power input to the DAG 4.2S card must be within a receiver’s dynamic range. When optical power is slightly out of range an increased bit error rate is experienced.
EDM01-02: DAG 4.2S Card User Guide 3.2 Splitter Losses Description Splitters have the insertion losses marked on packaging or in accompanying documentation. A 50:50 splitter will have an insertion loss of between 3 dBm and 4 dBm on each output 90:10 splitter will have losses of about 10 dBm in the high loss output, and <2 dBm in the low loss output...
Reporting Problems 4.1 Interpreting DAG Card LED Status Description The DAG 4.2S card has a block of 6 status LEDs, one blue, one yellow, two green, one red and one orange. Figure Figure 4-2 shows the DAG 4.2S card status LEDs.
EDM01-02: DAG 4.2S Card User Guide Description When the DAG 4.2S card is powered up for a capture session the top left LED 1 should always come on, and: • LED 2 indicates when a packet capture session is in progress.
Page 16
EDM01-02: DAG 4.2S Card User Guide Procedure Follow these steps to troubleshoot DAG 4.2S card configuration. Step 1. Check Receiver Ports Optical Signal Levels. The card supports 1300 nanometer single-mode fibre attachments with optical signal strength between 0 dBm and -18 dBm.
Page 17
66MHz 64-bit buf=128Mb rxstreams=1 txstreams=0 mem=128:0 4.3 DAG 4.2S Card Configuration in WYSYCC Style Description The configuration of the tool works in WYSIWYC style – what you see is what you can change. To turn on the card’s laser for instance, type:...
For configuration options removing or adding the prefix will change the setting. 4.4 DAG 4.2S Card Configuration Options Description There are many DAG 4.2S card configuration options supported. set framer to normal defaults default dis/enable transmit laser [no]laser set framer into ATM mode...
Page 19
EDM01-02: DAG 4.2S Card User Guide capture X bytes of packet data. slen=X dis/enable variable length capture. Otherwise [no]varlen record length padded to slen. Defaults to varlen. Inspect Once the card has been configured as expected, the interface statistics interface should be inspected to see if the card is locked to the data stream.
Page 20
EDM01-02: DAG 4.2S Card User Guide POS mode In POS mode, the following columns are present: Number of PoS frames received since last reading. RxFrames Number of PoS payload bytes received since last RxBytes reading. ATM mode In ATM mode, the following columns are present: Loss of Cell Delineation.
EDM01-02: DAG 4.2S Card User Guide Optical light The following situation indicates a problem with the optical light levels: level problem OoF LoF SectionBIP LineBIP LineFEBE PathBIP PathFEBE RxFrames RxBytes 3943886 769018395 126206289 7887612 472777619 4294901759 8048 1569360 257504 16096...
Page 22
, continued Description If it is necessary to connect the transmit port of the DAG 4.2S card to other equipment, it is necessary to enable the transmit laser. The laser normally used is eye safe, but is disabled as a precaution as it is not normally needed.
EDM01-02: DAG 4.2S Card User Guide 4.6 Reporting Problems Description If there are unresolved problems with a DAG card or supplied software, contact Endace Technical Support via the email address support@endace.com. Supplying sufficient information in an email enables effective response. Problem...
For a typical measurement session, first move to image. directory. Load the driver. Load the Xilinx receive image to each DAG. For example, with two DAG 4.2S cards installed: drv/dagload tools/dagrom -rvp –d dag0 -f xilinx/dag423pos-erf.bit tools/dagrom -rvp –d dag1 -f xilinx/dag423pos-erf.bit Although the images are named pos, they can be configured to capture ATM traffic.
Page 25
EDM01-02: DAG 4.2S Card User Guide , continued Process Process Description Setting capture session Parameters are set with dagfour parameters. The card can operate in two modes, variable length capture ( ), and fixed length varlen capture ( novarlen In variable length capture mode, a maximum capture size is set with bytes.
EDM01-02: DAG 4.2S Card User Guide , continued Process Process Description Starting a capture Once the capture parameters are configured, a session. capture session is started by: tools/dagsnap –d dag0 –v –o tracefile0 & tools/dagsnap –d dag1 –v –o tracefile1...
Page 27
128MB or more may be required per card. The amount of memory reserved is changed by editing the file . If the Endace Install CD has been used it will include this /etc/modules section # For DAG 3.x, default 32MB/card dagmem # For DAG 4.x or 6.x, use more memory per card, E.G.
Common synchronisation sources include GPS or CDMA (Cellular telephone) time receivers. Endace produces the TDS 2 Time Distribution Server modules and the TDS 6 units that enable multiple DAG cards to be connected to a single GPS or CDMA unit.
EDM01-02: DAG 4.2S Card User Guide 6.1 Configurations Tool Usage Description The DUCK is very flexible, and can be used in several ways, with or without an external time reference source. It can accept synchronisation from several input sources, and can also be made to drive its synchronisation output from one of several sources.
EDM01-02: DAG 4.2S Card User Guide 6.2 Time Synchronization Configurations Description The DUCK is very flexible, and can be used in several ways, with or without an external time reference source. The use includes a single card with no reference, two cards with no reference, and a card with reference.
EDM01-02: DAG 4.2S Card User Guide 6.2.2 Two Cards no Reference Time Synchronization Description When two DAG cards are used in a single host PC with no reference clock, the cards are to be synchronized in some way if timestamps between the two cards are to be compared.
[PPS] signal from external sources. sources This is derived directly from a reference source, or distributed through the Endace TDS 2 [Time Distribution Server] module which allows two DAG cards to use a single receiver. More cards can be accommodated by daisy-chaining TDS-6 expansion units to the TDS-2 unit, each providing outputs for an additional 6 DAG cards.
Page 33
EDM01-02: DAG 4.2S Card User Guide Using external To use an external clock reference source, the host PC’s clock must be reference accurate to UTC to within one second. This is used to initialise the source DUCK. The external time reference allows high accuracy time synchronisation.
EDM01-02: DAG 4.2S Card User Guide 6.3 Synchronization Connector Pin-outs Description DAG cards have an 8-pin RJ45 connector with two bi-directional RS422 differential circuits, A and B. The PPS signal is carried on circuit A, and the serial packet is connected to the B circuit.
7.1 Data Formats Description The DAG 4.2S card uses the ERF Types 1 and 3 timestamps. Timestamps are in little-endian [Pentium native] byte order. All other fields are in big- endian [network] byte order. All payload data is captured as a byte stream, no byte re-ordering is applied.
Page 37
EDM01-02: DAG 4.2S Card User Guide Data format The following is a description of the Type 2 Ethernet record offset field. Field Description offset Number of bytes not captured from start of frame. Typically used to skip link layer headers when not required in order to save bandwidth and space.
Page 38
EDM01-02: DAG 4.2S Card User Guide , continued Data format overview Data Format Description flags This byte is divided into 2 parts, the interface identifier, and a set of 1-bit flags. 1-0: Capture interface 0-3. Varying record lengths present. Truncated record [insufficient buffer space].
EDM01-02: DAG 4.2S Card User Guide 7.2 Timestamps Description The ERF format incorporates a hardware generated timestamp of the packet’s arrival. The format of this timestamp is a single little-endian 64-bit fixed point number, representing seconds since midnight on the first of January 1970.
Need help?
Do you have a question about the DAG 4.2S and is the answer not in the manual?
Questions and answers