Audio Dj Bbvl + Control - AMD D900K Service Manual

Table of Contents

Advertisement

Schematic Diagrams

AUDIO DJ BBVL + CONTROL

C931
0.01U
Sheet 27 of 40
AUDIO DJ BBVL +
CONTROL
C318
0.1U
(12)
VIN
VDD5
+5VCDROM
+3VCDROM
+3V
+3VS
B - 28 AUDIO DJ BBVL + CONTROL
All manuals and user guides at all-guides.com
+5VCDROM
U31
30 mil
+3VCDROM
25
VCC5
101
30 mil
VCC5
9
VDD
32
VDD
C335
C351
C319
C340
C316
C339
56
VDD
94
VDD
0.1U
0.1U
0.1U
0.01U
0.01U
0.01U
113
VDD
80
VDD
port1[0]/F_DD0
CCD0
port1[1]/F_DD1
104
CCD1
C_DD0
port1[2]/F_DD2
106
CCD2
C_DD1
port1[3]/F_DD3
109
+3VCDROM
CCD3
C_DD2
port1[4]/F_DD4
111
CCD4
C_DD3
port1[5]/F_DD5
114
CCD5
C_DD4
port3[4]/F_DD6
118
CCD6
C_DD5
port3[5]/F_DD7
123
C_DD6
CCD7
C325
C315
C336
C320
125
C_DD7
CCD8
1
C_DD8
CCD9
0.01U
0.1U
0.1U
10U
3
C_DD9
CCD10
7
C_DD10
SD_LED/F_CLE
CCD11
10
C_DD11
SD_MCD/F_ALE
CCD12
14
C_DD12
SD_MWP/F_SE
CCD13
17
CCD14
C_DD13
19
CCD15
C_DD14
21
C_DD15
CDIOW#
5
C_DIOW#
CDMARQ
12
C_DMARQ
CRESET
23
C_RESET
CDASP#
88
(16)
CDASP#
C_DASP#
CINTRQ
102
C_INTRQ
CDMACK#
116
C_DMACK#
CDIORDY#
121
C_DIORDY#
CDIOR#
127
C_DIOR#
SD_CMD/I2CID[4]
CCS1
90
C_CS1
SD_DAT0/I2CID[0]
CCS0
92
C_CS0
SD_DAT1/I2CID[1]
SD_DAT2/I2CID[2]
CDA2
95
C_DA2
SD_DAT3/I2CID[3]
CDA0
97
C_DA0
CDA1
99
C_DA1
+5VCDROM
SDD0
105
H_DD0
SDD1
107
H_DD1
SDD2
110
H_DD2
SDD3
112
H_DD3
SDD4
C338
C317
115
H_DD4
SDD5
119
H_DD5
SDD6
0.1U
1U
124
H_DD6
SDD7
126
H_DD7
SDD8
2
H_DD8
SDD9
4
H_DD9
SDD10
8
H_DD10
SDD11
11
H_DD11
SDD12
15
H_DD12
SDD13
18
H_DD13
SDD14
20
H_DD14
SDD15
22
SDD[0..15]
H_DD15
(12)
SDD[0..15]
SDIOW#
6
(12)
SDIOW#
H_DIOW#
MODE_SELECT
SDDREQ
13
(12)
SDDREQ
H_DMARQ
PCIRST#
24
(11,17,19,22,24,29)
PCIRST#
H_RESET
PDLED#
89
H_DASP#
port3[6]/OSC32
IRQ15
103
(12)
IRQ15
H_INTRQ
SDDACK#
117
(12)
SDDACK#
H_DMACK#
SDIORDY
122
(12)
SDIORDY
H_DIORDY#
SDIOR#
128
(12)
SDIOR#
H_DIOR#
SDCS#3
91
(12)
SDCS#3
H_CS1
SDCS#1
93
(12)
SDCS#1
H_CS0
SDA2
96
SDA[0..2]
H_DA2
SDA0
98
SDA[0..2]
H_DA0
SDA1
100
H_DA1
+3VCDROM
VIN
(14,16,24,32,33,34,35)
VDD5
(13,14,16,18,23,24,26,32)
R684
R671
CHECK ICH6-SMBUS
2.7K
3.3K
U28
+5VCDROM
(25,26)
ADJ_SMCLK
7
YA
1A
ADJ_SMDATA
9
YB
2A
3A
R670
0
14
(3,24,32)
DD_ON
S0
4A
2
S1
1
AOE#
+3VCDROM
15
BOE#
1B
+3VCDROM
(16,26)
2B
16
VCC
3B
4B
8
GND
C909
+3V
(11,14,17,18,19,20,21,24,29,32,33)
0.1UF
QS3253
+3VS
(2,8,9,10,11,12,13,14,15,16,19,20,21,22,24,25,29,31,32,33)
+5VCDROM
16
VSS
47
VSS
73
CD_R
(25,26)
CD_R
VSS
87
VSS
CCD8
108
VSS
CCD9
120
VSS
CCD10
CCD11
48
CCD12
49
LCD_CS
CCD13
50
CCD14
51
F_DD3
R278
2.7K(R)
CCD15
52
WP
53
USBClkSel 0
CDMARQ
54
F_DD6
CDIOR#
55
F_DD7
CDMACK#
57
T413
port3[1]/F_RE
58
F_WE
T418
port3[3]/F_WE
59
CDA2
port3[0]/F_CE
60
CCS1
61
62
63
EL_ON
port3[2]/F_RB
RP6
8P4R-47
64
KEY0
KEY3
5
4
STOP_EJECT
KEY0
65
KEY1
KEY2
6
3
PLAY_PAUSE
KEY1
66
KEY2
KEY1
7
2
FF
KEY2
67
KEY3
KEY0
8
1
RD
KEY3
68
KEY4
KEY7
5
4
ADJ_MUTE
KEY4
69
KEY5
KEY6
6
3
REPEAT
D04
KEY5
70
KEY6
KEY5
7
2
VOLUM_UP
KEY6
71
KEY7
KEY4
8
1
VOLUM_DOWN
KEY7
81
RP7
8P4R-47
SD_CLK
82
83
84
R299
33
SD_DAT1
85
R703
33
SD_DAT2
86
26
C_BITCLK
C_BCLK
C_BITCLK (26)
28
C_SDIN0
C_SDIN
C_SDIN0
(26)
30
R654
47
C_SDOUT
C_CDOUT
C_SDOUT (26)
33
R264
47
C_SYNC
C_SYNC
C_SYNC
(26)
35
C_ACRST#
C_ACRST#
C_ACRST# (26)
27
R656
33(R)
ACZ_BITCLK
H_BCLK
ACZ_BITCLK (12,21,25,29)
29
R660
33(R)
ACZ_SDIN0
H_SDIN
ACZ_SDIN0 (12,25)
31
R653
33(R)
ACZ_SDOUT
H_SDOUT
ACZ_SDOUT (12,21,25,29)
34
R265
33(R)
ACZ_SYNC
H_SYNC
ACZ_SYNC (12,21,25,29)
36
R659
0(R)
ACZ_RST#
H_ACRST#
ACZ_RST# (12,21,25,29)
+3VS
39
ADJ_SMCLK
IIC1C
40
ADJ_SMDATA
IIC1D
41
LCD_WR
IIC2C
42
LCD_DATA
R673
IIC2D
38
680
INTR#
43
HIGH : BYPASS
PWR_DN
44
MODE_SELECT
LOW :
45
ADJ_RESET#
RST#
R672
AUDIO-DJ
72
OSC32
R701
10K
10K
75
XTALI245
XTALI245
74
XTAL0245
+5VCDROM
XTALO245
76
C352
18PF
XTALI48
77
XTALO48
78
R702
R300
Y9
USB-
79
USB+
10K
5.1M
48MHz
37
TESTO
46
C353
18PF
TEST
R271
L58
2.7UH
C357 1000PF
USBClkSel 1
2.7K(R)
6
H8_SMCLK (14,24,35)
5
SMBCLK
(2,5,12,20)
4
3
10
H8_SMDATA (14,24,35)
11
SMBDATA (2,5,12,20)
12
13
TO CD ROM
80MIL
JCD1
CCD2
CD_L
CD_L
(25,26)
2
1
CCD0
CDGND
CDGND
(25,26)
4
3
CCD1
CRESET
6
5
CCD7
CINTRQ
8
7
CCD6
10
9
CCD5
12
11
CCD4
R276
14
13
CCD3
10K
16
15
CCD2
18
17
CCD1
20
19
CCD0
CCD11
22
21
CCD10
24
23
CCD9
CDIOW#
26
25
CCD8
CDIORDY#
28
27
CINTRQ
30
29
Z1709
CDA1
32
31
CDA0
34
33
CCS0
+5VCDROM
36
35
CDASP#
38
37
40
39
42
41
44
43
STOP_EJECT
46
45
PLAY_PAUSE
48
47
FF
50
49
R291
RD
JAE_KX15-50K5
4.7K
PIN GND1~2 =GND
C350
C346
C345
C344
10UF/10V
220UF/6.3V
0.1UF
0.1UF
CDMARQ
CDMACK#
CDIORDY#
+3VS
+3VS
F_DD6
F_DD7
R675
SD_DAT2
4.7K
R289
C_ACRST#
10K(R)
CRESET
SDIORDY
SDD7
IRQ15
F_WE
SDDREQ
SD_DAT1
C_SDIN0
R288
R661
C_SDOUT
R674
10K
10K(R)
5.6K
+3VCDROM
J4
RD
1
FF
2
PLAY_PAUSE
3
D42
R697
100ms
STOP_EJECT
4
U57
VOLUM_DOWN
5
30K
1
VOLUM_UP
6
4
ADJ_RESET#
REPEAT
7
RB751V
2
ADJ_PWRS
8
9
10
C915
TC7SZ08
EL_ON
11
LCD_CS
12
10UF(0805)
LCD_WR
13
LCD_DATA
14
15
16
R695
33(R)
(24)
H8_ADJRST#
17
CIR_RX
18
19
20
+3VCDROM
21
22
23
24
Use for optional code
C914
R686
R685
R692
CON24
upgrade
0.1UF
U32
2.2K(R)
2.2K
2.2K
1
8
A0
VCC
WP
2
7
A1
WP
LCD_WR
3
6
NC/A2
SCL
LCD_DATA
4
5
VSS
SDA
24LC256P
設定在A0的位置
VIN
VIN
(14,16,24,32,33,34,35)
+5VCDROM
RP17
6
5
CCD3
7
4
CCD4
8
3
CCD5
9
2
CCD6
10
1
10P8R-10K
RP16
6
5
CCD12
7
4
CCD13
8
3
CCD15
9
2
CCD14
10
1
10P8R-10K
+3VCDROM
RP18
6
5
7
4
T420
8
3
VOLUM_DOWN
9
2
VOLUM_UP
10
1
REPEAT
10P8R-10K
+5VCDROM
R259
10K(R)
R277
10K
R270
10K
+3VCDROM
R687
10K
R693
10K
R696
10K
R658
10K
R728
680
R694
10K
R707
10K
R655
10K
R651
10K
RD
FF
PLAY_PAUSE
STOP_EJECT
VOLUM_DOWN (24)
VOLUM_UP (24)
REPEAT
ADJ_PWRS (26,32)
+3VCDROM
CIR_RX
(16,24,29)
VDD5
+5VCDROM
VIN
VIN
C341
C923
C924
0.1U
0.1U
4.7U(0805)

Advertisement

Table of Contents
loading

Table of Contents