Table of Contents
Advertisement
M-3500
CH48 -
0 For 40 digit display
Relation between V R A M address and screen
1 : For 80 digit display
There is a 40/80 digit switching signal I/O port
in the gate array of CSP1 and CSP2, but, the I/O
signal called CH48 is provided apart from the I/O
port.
I 08/16 -
I/O port inside CSP1 and CSP2.
7) Graphic V-RAM Address
Relation between V R A M address and screen (640 x 200 d o t s )
8-bit s t r u c t u r e
t
lnntn
"~^
~
Graphic
address
map for
200 rasters
LXH)
liytr
0000
0050
00\0
OOFO
16-bit structure
Graphic
address
map for
400 rasters
bOb\ir —
CRTC block diagram
Color graphic VRAM PWB (option)
Advertisement
Table of Contents
