Download Print this page

Allegro ASEK71020 User Manual

Advertisement

Quick Links

Allegro ACS71020 demo board is pictured in Figure 1 below. Refer to Table 1 for symbol names and descriptions of onboard
components. Note: Board is pictured without capacitors and resistors attached.
Table 1: Summary of Demo Board Components
Symbol
ASEK71020-UM
MCO-0000475
ACS71020 DEMO BOARD AND COMPONENTS
Figure 1: Allegro ACS71020 Current Sensor Demo Board
U1
Location of Allegro ACS71020
U2
Voltage regulator
C1/C2
0.1 µF regulator capacitors
C3
0.1 µF device bypass capacitor
R1
R
resistor voltage step down circuit. Application specific.
SENSE
R2-R5
Digital I/O pull-up resistors (used for SPI or I
ASEK71020 Evaluation Board
Description
2
C communication)

User Manual

July 12, 2018

Advertisement

loading
Need help?

Need help?

Do you have a question about the ASEK71020 and is the answer not in the manual?

Questions and answers

Summary of Contents for Allegro ASEK71020

  • Page 1: User Manual

    User Manual ASEK71020 Evaluation Board ACS71020 DEMO BOARD AND COMPONENTS Allegro ACS71020 demo board is pictured in Figure 1 below. Refer to Table 1 for symbol names and descriptions of onboard components. Note: Board is pictured without capacitors and resistors attached.
  • Page 2: Pinout Diagram

    Figure 2: Schematic for ACS71020 Demo Board PINOUT DIAGRAM AND TERMINAL LIST Table 2: Terminal List Table Description 16 VINP Number Name 15 VINN 14 GND 1, 2, 3, 4 Terminals for current being sensed; fused internally 13 VCC 5, 6, 7, 8 Terminals for current being sensed;...
  • Page 3 ACS71020 Recommended Application Circuit A resistor divider circuit shall be used to step down measured the voltage of the system. The voltage across VINP and VINN shall not exceed 275 mV as stated in the datasheet. This application example steps the voltage down to ±250 mV for expected V .
  • Page 4 Step Down Circuit Figure 4 shows the step down application circuit in finer detail. The appropriate value for the sense resistor “R” shall be determined by the user as to not exceed 275 mV across VINP and VINN. Line 1 MΩ 1 MΩ...
  • Page 5: Revision History

    Revision History Number Date Description – July 12, 2017 Initial Release Copyright ©2018, Allegro MicroSystems, LLC The information contained in this document does not constitute any representation, warranty, assurance, guaranty, or inducement by Allegro to the customer with respect to the subject matter of this document. The information being provided does not guarantee that a process based on this infor- mation will be reliable, or that Allegro has explored all of the possible failure modes.