Philips LPC2101 User Manual page 83

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 81: UART0 register map
Name Description Bit functions and addresses
U0RBR Receiver Buffer
Register
U0THR Transmit Holding
Register
U0DLL Divisor Latch LSB
U0DLM Divisor Latch MSB
U0IER Interrupt Enable
Register
U0IIR Interrupt ID Reg.
U0FCR FIFO Control
Register
U0LCR Line Control DLAB
Register
U0LSR Line Status RX FIFO
Register
U0SCR Scratch Pad Reg.
U0ACR Auto-baud Control
Register
U0FDR Fractional Divider
Register
U0TER TX. Enable Reg. TXEN
[1] Reset value reflects the data stored in used bits only. It does not include reserved bits content.
MSB
BIT7 BIT6 BIT5 BIT4
8-bit Read Data
8-bit Write Data
- - -
- - -
- - -
FIFOs Enabled -
RX Trigger -
Set Stick Even
Break Parity Par.Selct.
TEMT THRE BI
Error
- - -
- - -
Reserved[31:8]
MulVal
- -
BIT3 BIT2 BIT1
8-bit Data
8-bit Data
- - - En.ABTO En.ABEO R/W
- - En.RX Enable
Lin.St.Int THRE Int
- - - ABTO Int ABEO Int RO
- IIR3 IIR2 IIR1
- - TX FIFO RX FIFO
Reset Reset
Parity No. of Word Length Select R/W
Enable Stop Bits
FE PE OE
8-bit Data
- - - ABTO
Int.Clr
- - Aut.Rstrt. Mode
DivAddVal
- - - -
Access Reset Address
[1]
value
LSB
BIT0
RO NA 0xE000 C000
(DLAB=0)
WO NA 0xE000 C000
(DLAB=0)
R/W 0x01 0xE000 C000
(DLAB=1)
R/W 0x00 0xE000 C004
(DLAB=1)
0x00 0xE000 C004
(DLAB=0)
En.RX
Dat.Av.Int
0x01 0xE000 C008
IIR0
FIFO WO 0x00 0xE000 C008
Enable
0x00 0xE000 C00C
DR RO 0x60 0xE000 C014
R/W 0x00 0xE000 C01C
ABEO R/W 0x00 0xE000 C020
Int.Clr
Start
0x10 0xE000 C028
- R/W 0x80 0xE000 C030