Onkyo TX-SR804 Service Manual page 124

Hide thumbs Also See for TX-SR804:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -30
Q8001 : SII504 (I/P Video Converter)
TERMINAL DESCRIPTION (4/4)
Signal Group
Host Interface
(continued)
Video Processing
Status
External APLL
Reference Clock
Reset
Test
Power
Notes Type
Signal Name
HostData[15:8]
5V/PD
(VidInData[19:2])
HostData[7]
5V/PD
(VS)
HostData[6]
5V/PD
(HS)
HostData[5:0]
5V/PD
HostClk
5V
HostMode
5V/PU
/Det32PD
/Det22PD
/DetVideo
/DeintDone
/ExtRefSel
5V/PU
ExtRefXtalIn
ExtRefXtalOut
/Reset
5V/H
Test[1:0]
5V/PD
PuPdDis
5V
AVDD
ARTN
VDDCore
GNDCore
VDDIO
GNDIO
Description
InOut
186-Compatible Data when HostMode = 0.
Chroma video input data (16-bit & H/V syncs
format) when HostMode = 1.
InOut
186-Compatible Data when HostMode = 0.
Vertical sync input (8/16-bit & H/V syncs
format) when HostMode = 1.
InOut
186-Compatible Data when HostMode = 0.
Horizontal sync input (8/16-bit & H/V syncs
format) when HostMode = 1.
InOut
186-Compatible Data when HostMode = 0.
No connnect when HostMode = 1.
InOut
186-Compatible Clock (33.33 MHz max) when
HostMode = 0. No Connect (27.0 MHz,
InOut) when HostMode = 1. Note that when
HostMode= 1, the clock output on HostClk
is also received and used internally.
In
Serial Host Interface when HostMode = 1
(internal pullup defaults to this mode). 186-
compatible host interface when HostMode = 0.
Out
3:2 Pulldown Sequence Detected.
Out
2:2 Pulldown Sequence Detected.
Out
Interlaced Video Sequence Detected.
Out
Deinterlace processing complete for current
field period. Opendrain output.
In
External APLL Reference Select. Internal
pullup defaults pin to a 1, selecting VidInClk
as the APLL reference clock. To select
ExtRefXtalIn as the APLL reference clock,
set /ExtRefSel to a 0.
In
External APLL Reference Crystal/oscillator
Input.
Out
External APLL Reference Crystal Output.
In
Hardware Reset.
In
Production hardware test support.
In
Internal pullup and pulldown disable test
function. Connect to ground for normal
operation.
Pwr
1.8V Analog Power for PLL. (Qty: 1)
Pwr
Analog Return for PLLs. (Qty: 1)
Pwr
1.8V Core Power. (Qty: 11)
Pwr
Digital Ground for Core Power. (Qty: 12)
Pwr
3.3V I/O Power. (Qty: 11)
Pwr
Digital Ground for I/O Power. (Qty: 18)
TX-SR804/804E

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tx-sr804e

Table of Contents