Table of Contents
Advertisement
CLK VDD Voltage
Configure the voltage for the CLK VDD.
DMI Voltage
Configure the voltage for the DMI.
CPU Internal PLL Voltage
Default is 0.900V. Each step is 0.015V. Adding 9- 15 steps will helps CPU PLL to
lock internal clock during High frequency under Ln2 cooling. For example: 1.020V
- 1.125V will be proper value. But the voltage level will be different on each proces-
sor. User has to find the best value for your own processor. CPU Vcore Voltage must
higher than CPU Internal PLL Voltage, or your processor will hang.
GT PLL Voltage
Default is 0.900V. Each step is 0.015V. Adding 9 -15 steps will help CPU PLL to lock
internal clock during High frequency under Ln2 cooling. For example: 1.020V -
1.125V will be proper value. Bu the voltage level will be different on each processor.
User has to find the best value for user's own processor.
Ring PLL Voltage
Default is 0.900V. Each step is 0.015V. Adding 9 -15 steps will help CPU PLL to lock
internal clock during High frequency under Ln2 cooling. For example: 1.020V -
1.125V will be proper value. Bu the voltage level will be different on each processor.
User has to find the best value for user's own processor.
System Agent PLL Voltage
Default is 0.900V. Each step is 0.015V. Adding 9 -15 steps will help CPU PLL to lock
internal clock during High frequency under Ln2 cooling. For example: 1.020V -
1.125V will be proper value. Bu the voltage level will be different on each processor.
User has to find the best value for user's own processor.
Memory Controller PLL Voltage
Default is 0.900V. Each step is 0.015V. Adding 9 -15 steps will help CPU PLL to lock
internal clock during High frequency under Ln2 cooling. For example: 1.020V -
1.125V will be proper value. Bu the voltage level will be different on each processor.
User has to find the best value for user's own processor.
Save User Default
Type a profile name and press enter to save your settings as user default.
74
Hide quick links:
Advertisement
Table of Contents
