JVC XV-S40BK Service Manual page 43

Dvd video player
Hide thumbs Also See for XV-S40BK:
Table of Contents

Advertisement

2.Pin function (2/3)
Pin No.
Symbol
I/O
26
VFOSHORT
O
27
AVDD
28
HPFIN
29
HPFOUT
O
30
AVSS
31
LPFIN
32
LPFOUT
O
33
CMPIN
34
TRCRS
35
VCOF
I/O
36
DBALO
O
37
JLINE
O
38
AVDD
39
LOUT
O
40
ROUT
O
41
AVSS
42
TGBAL
O
43
TBAL
O
44
FBAL
O
45
33VSS
46
33VDD
47
OFTR
48
SYSCLK
49
BDO
50
TSTSG
O
51
TRSDRV
O
52
SPDRV
O
53
FG
54
TILTP
O
55
TILT
O
56
TILTN
O
57
25VSS
58
25VDD
59
DTRD
60
IDGT/TEMUTE
61
LRCK/CPDET2
O
62
BLKCK/CPDET1
O
63
SBCK/PLLOK
64
IDHOLD
65
DACLRCK/JMPINH
66
DACDATA/LG
67
NTRON
O
68
DACCLK
O
69
IPFLAG
O
70
SUBC
O
71
NCLDCK/JUMP
O
72
MINTEST
73
TEST
74
33VSS
75
33VDD
76
CHCK40
O
77
DAT3
O
78
DAT2
O
79
DAT1
O
80
DAT0
O
VFO short output
-
Apply 3.3V(For analog circuit)
I
Pull-up to VHALF
Connect to TP208
-
Ground(For analog circuit)
I
Pull-up to VHALF
Not use
I
Connect to TP210
I
Input signal for track cross formation
JFVCO control voltage
DSL balance adjust output
J-line setting output(FEP)
-
Apply 3.3V(For analog circuit)
Connect to TP203 (Analog audio left output)
Connect to TP204 (Analog audio right output)
-
Ground(For analog circuit)
Tangential balance adjust(FEP)
Tracking balance adjust(FEP)
Focus balance adjust(FEP)
-
Ground(For I/O)
-
Apply 3.3V(For I/O)
I
Off track signal
I
16.9344MHz system clock input(ODC)
I
Drop out(FEP)
Calibration signal(FEP)
Traverse drive(DRVIC)
Spindle drive output(DRVIC)
I
FG signal input (Spindle motor driver)
Connect to TP205
Connect to TP206
Connect to TP207
-
Ground(For internal core)
-
Apply 2.5V(For internal core)
I
Data read control signal(ODC)
I
Pull-down to Ground
LR channel data strobe(ODC)/
CD sub code synchronous signal(ODC)/
I
CD sub code data shift clock(ODC)/PLL pull-in OK signal input
I
Pull-down to Ground
I
1bit DAC-LR channel data strobe(ODC)/
I
CD 1bit DAC channel data(ODC)
L : Tracking ON(ODC)
1bit DAC channel data shift clock(ODC)
CIRC error flag(ODC)
CD sub code(ODC)
CD sub code data frame clock(ODC)/DVD JUMP signal(ODC)
I
Pull-down to Ground(For MINTEST)
I
Pull-down to Ground(For TEST)
-
Ground(For I/O)
-
Apply 3.3V(For I/O)
Clock for SRDATA(ODC)
SRDATA3(ODC)
SRDATA2(ODC)
SRDATA1(ODC)
SRDATA0(ODC)
XV-S40BK/XV-S42SL/XV-E100SL
Function
1-31

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xv-s42slXv-e100sl

Table of Contents