Panasonic SDR-H18P Service Manual page 45

Sd card/hard disk video camera
Hide thumbs Also See for SDR-H18P:
Table of Contents

Advertisement

I/O CHART OF IC3001 (2/2)
Pin No.
I/O
Signal Name
Description
Pin No.
281
I/O
ADAT(10)
Flash Memory Data 10
282
I/O
ADAT(11)
Flash Memory Data 11
283
I/O
ADAT(12)
Flash Memory Data 12
284
I/O
ADAT(13)
Flash Memory Data 13
285
I/O
ADAT(14)
Flash Memory Data 14
286
I/O
ADAT(15)
Flash Memory Data 15
287
---
XSDK
(Not used)
288
I
VDDI07
+2.8V
289
O
SCK1
LCD / EVF Serial Clock
290
O
SO1
LCD / EVF Serial Data
291
---
SI1
(Not used)
292
I
INT5
PC Access Information
293
I
INT6
Flash Memory Interrupt
INT7
294
I
Micon I/F Data Receive Request
XNMI
(Not used)
295
---
SCL
(Not used)
296
---
(Not used)
297
---
SDA
(Not used)
298
---
XRSTOUT
(Not used)
299
---
SYSCLK
300
---
VSS
Ground
301
I
VDDI05
+2.8V
302
I
ADIN(0)
Camea Data 0
303
I
ADIN(1)
Camea Data 1
304
I
ADIN(2)
Camea Data 2
305
I
ADIN(3)
Camea Data 3
306
I
ADIN(4)
Camea Data 4
307
I
ADIN(5)
Camea Data 5
308
I
ADIN(6)
Camea Data 6
309
I
ADIN(7)
Camea Data 7
310
I
ADIN(8)
Camea Data 8
311
I
ADO(9)
Camea Data 9
VSSI06
312
---
Ground
FCA
( Not used )
313
---
FCB
( Not used )
314
---
( Not used )
315
---
F2C
316
I
VDDI06
+2.8V
(Not used)
317
---
ZACOMP
(Not used)
318
---
ZBCOMP
(Not used)
319
---
ZCCOMP
320
---
ZDCOMP
(Not used)
321
---
SIG
(Not used)
322
---
VSSI06
Ground
323
O
ALCPWM
ALC PWM Control
324
O
OPEN NDPWM
Iris Open Control
325
O
IRISCLOSE
Iris Close Control
326
I
VDDI06
+2.8V
327
I
CAMHD
Camera H-sync
328
I
CAMVD
Camera V-sync
329
---
VSSI05
Ground
330
I
FCK45
18MHz Clock
AVDD18
331
I
+2.8V
AVDD28
332
I
+2.8V
333
O
YOUT
Luminance
(Not used)
334
---
YCCOMP
(Not used)
335
---
YCIREF
336
O
COUT
Chrominance
337
---
AVSS18
Ground
338
---
AVSS28
Ground
339
I
AVDD1A
+2.8V
340
I
AVDD2A
+2.8V
341
---
LCDROUT
(Not used)
342
---
LCDGOUT
(Not used)
343
---
LCDBOUT
(Not used)
344
I
VDD
+1.2V
345
---
LCDCOMP
(Not used)
346
---
LCDIREF
(Not used)
347
---
LCDVREF
(Not used)
348
---
AVSS1A
Ground
AVSS2A
349
---
Ground
AVDD05
350
I
+2.8V
I/O
Signal Name
Description
Pin No.
(Not used)
351
---
ADC0
421
352
I
ADC1
Flash Memory Update
422
353
I
ADC2
Y Level Control
423
354
I
ADC3
V-ref for Battery
424
355
---
AVSS5
Ground
425
356
I
VDD
+1.2V
426
357
---
VSS
Ground
427
358
---
TCPOVT1
( Not used )
428
359
---
VSSI05
Ground
429
360
---
NP
( Not used )
430
361
---
NC
( Not used )
431
362
---
NC
( Not used )
432
363
---
NC
( Not used )
433
NC
( Not used )
364
---
434
NC
( Not used )
365
---
435
NC
( Not used )
366
---
436
( Not used )
367
---
NC
437
368
I
AVDD0
+2.8V
438
369
---
AVSS0
Ground
439
370
I
AVDD1
+2.8V
440
371
---
AVSS1
Ground
441
372
I
AVDD2
+2.8V
442
373
---
AVSS2
Ground
443
374
I
AVDD3
+2.8V
444
375
---
AVSS3
Ground
445
376
I
AVDD4
+2.8V
446
377
---
AVSS4
Ground
447
378
---
CLKSEL(0)
(Not used)
448
379
---
LKSEL(1)
(Not used)
449
380
---
LKSEL(2)
(Not used)
450
381
---
AHMPCLK
(Not used)
451
MENCLK
(Not used)
382
---
452
MONOUT0
(Not used)
383
---
453
MONOUT1
(Not used)
384
---
454
(Not used)
385
---
MONOUT2
455
(Not used)
386
---
MODE(0)
456
(Not used)
387
---
MODE(1)
457
(Not used)
388
---
MODE(2)
458
(Not used)
389
---
TESTSEL
459
390
---
SCANEN
(Not used)
460
391
---
ILATCH
(Not used)
461
392
---
IPPBODT
(Not used)
462
393
---
VSSI05
Ground
463
394
---
CLK135
(Not used)
464
395
---
CLK27A
(Not used)
465
396
---
CLK27B
( Not used )
466
397
I
VDDI05
+1.8V
467
398
O
DOMCK
Audio Master Clock
468
399
O
DOBCK
Audio Bit Clock
469
400
O
DOLRCK
Audio L / R Clock
470
401
O
DODAT
Audio Data 2
471
402
I
AIDAT1
Audio Data 0
472
( Not used )
403
---
AIDAT2
473
404
I
VDDI05
+1.8V
474
405
O
CLK27C
27MHz Clock
475
406
O
LYCIO(0)
LCD/EVF Data 0
476
407
O
LYCIO(1)
LCD/EVF Data 1
477
408
O
LYCIO(2)
LCD/EVF Data 2
478
409
O
LYCIO(3)
LCD/EVF Data 3
479
410
O
LYCIO(4)
LCD/EVF Data 4
480
411
O
LYCIO(5)
LCD/EVF Data 5
481
412
O
LYCIO(6)
LCD/EVF Data 6
482
413
O
LYCIO(7)
LCD/EVF Data 7
483
414
I
VDDI05
+1.8V
484
415
---
CLK27X
(Not used)
416
---
YCIN(0)
(Not used)
417
---
YCIN(1)
(Not used)
418
---
YCIN(2)
(Not used)
YCIN(3)
(Not used)
419
---
YCIN(4)
(Not used)
420
---
I/O
Signal Name
Description
(Not used)
---
YCIN(5)
(Not used)
---
YCIN(6)
---
YCIN(7)
(Not used)
---
VSS
Ground
---
LCDHD
(Not used)
---
LCDVBLK
(Not used)
---
LCDPOL
( Not used )
I
VDD
+1.2V
I
VDDI04
+3.3V
---
OSDCLK
( Not used )
---
OSDVR
( Not used )
---
OSDVG
( Not used )
---
OSDVB
( Not used )
VDDI04
I
+3.3V
OSDHD
( Not used )
---
OSDVD
( Not used )
---
( Not used )
---
OSDBLKA
( Not used )
---
OSDBLKB
---
VSSI04
Ground
( Not used )
---
LINPWN
---
SVD ZA
( Not used )
O
CLK45M ZB
45MHz Clock
---
VSSI04
Ground
I/O
ATADD(0)
ATA Data 0
I/O
ATADD(1)
ATA Data 1
I/O
ATADD(2)
ATA Data 2
I/O
ATADD(3)
ATA Data 3
I/O
ATADD(4)
ATA Data 4
I/O
ATADD(5)
ATA Data 5
I/O
ATADD(6)
ATA Data 6
I/O
ATADD(7)
ATA Data 7
VDDI04
I
+3.3V
ATADD(8)
I/O
ATA Data 8
ATADD(9)
I/O
ATA Data 9
I/O
ATADD(10)
ATA Data 10
I/O
ATADD(11)
ATA Data 11
I/O
ATADD(12)
ATA Data 12
I/O
ATADD(13)
ATA Data 13
I/O
ATADD(14)
ATA Data 14
I/O
ATADD(15)
ATA Data 15
---
VSSI04
Ground
O
ATADA(0)
ATA Address 0
O
ATADA(1)
ATA Address 1
O
ATADA(2)
ATA Address 2
---
VSSI04
Ground
O
XATACS1
ATA CS1 : Low
O
XATACS3
ATA CS3 : Low
O
XATARD
ATA Read Enable : Low
I/O
XATAWR
ATA Write Enable : Low
I/O
ATADMARQ
ATA DMA Request
VDDI04
I
+3.3V
XATADMACK
I/O
ATA DMA Acknowledge
O
XATARESET
ATA Reset : Low
I/O
ATAIORDY
ATA I/O Ready
I/O
ATAINTRQ
ATA Interrupt
(Not used)
---
ATATX
I
VDDI04
+3.3V
---
NC
( Not used )
---
NC
( Not used )
---
NC
( Not used )
---
NC
( Not used )
---
NC
( Not used )
---
NC
( Not used )
---
NC
( Not used )
45
SDR-H18P / SDR-H20P / SDR-H18PC / SDR-H20PC
I/O CHART OF IC3001 (2/2)
SDR-H18P/SDR-H18PC/SDR-H20P/SDR-H20PC

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sdr-h20pSdr-h18pcSdr-h20pc

Table of Contents