Biostar CX70M-I7B Setup Manual page 34

Mini-ITX Mainboard Manual
DRAM Timing
This item determines DRAM clock/ timing.
The Choices: Auto by SPD (Default) / Manual
SDRAM CAS Latency [DDR/DDR2]
When DRAM is installed, the number of clock cycles of CAS latency
depends on the DRAM timing.
The Choices: 2.5/4(Default) / 1.5/2 / 2/3 / 3/5
Bank Interleave
This item allows you to enable or disable the bank interleave feature.
The Choices: Disabled (Default) / 2 Bank / 4 Bank / 8 Bank
Precharge to Active (Trp)
This item allows you to specify the delay from precharge command to
activate command.
The Choices: 4T (Default) / 2T / 3T / 5T
Active to Precharge (Tras)
This item allows you to specify the minimum row active time (TRAS).
The Choices: 07T (Default) / 05T~20T
Active to CMD (Trcd)
Use this item to specify the delay from the activation of a bank to the
time that a read or write command is accepted.
The Choices: 4T (Default) / 2T / 3T / 5T
REF to ACT/REF (Trfc)
This item allows you to determine the selection for REF to ACT/REF to
REF (TRFC).
The Choices: 25T (Default) / 08T~71T
ACT (0) to ACT (1) (TRRD)
This item allows you to determine the selection for ACT (0) to ACT (1)
(TRRD)
The Choices: 3T (Default) / 2T / 4T / 5T
34