Denon DVD-3800 Service Manual page 36

Dvd audio-video player
Hide thumbs Also See for DVD-3800:
Table of Contents

Advertisement

Pin No.
Pin Name
24
RESET#
25
TDMDX
28
TDMDR
29
TDMCLK
30
TDMFS
31
TDMTSC#
TWS
SEL_PLL2
32
TSD0
33
SEL_PLL0
TSD1
36
SEL_PLL1
37
TSD[2]
38
TSD[3]
39
MCLK
40
TBCK
SPDIF
SEL_PLL3
41
42,48
NC
45
RSD
46
RWS
47
RBCK
49
XIN
50
XOUT
51
AVEE
66:61, 58:53
DMA[11:0]
69
DCAS#
70
DSCK_EN
71
DWE#
72
DRAS#
73
DMBS0
74
DMBS1
96:93, 90:85,
DB[15:0]
82:77
97, 100
DCS[1:0]#
101
DQM
102
DSCK
105
DCLK
106
YUV0
107
YUV1
108
YUV2
109
YUV3
110
YUV4
111
ADVEE
113
YUV5
I/O
I
Reset input, active low.
O
TDM transmit data.
I
TDM receive data.
I
TDM clock input.
I
TDM frame sync.
O
TDM output enable.
O
Audio transmit frame sync.
I
System and DSCK output clock frequency selection is made at the rising edge of RESET#.
The matrix below lists the available clock frequencies and their respective PLL bit settings.
SEL_PLL2
SEL_PLL1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
O
Audio transmit serial data port 0.
I
Refer to the description and matrix for SEL_PLL2 pin 32.
O
Audio transmit serial data port 1.
I
Refer to the description and matrix for SEL_PLL2 pin 32.
O
Audio transmit serial data output 2.
O
Audio transmit serial data output 3.
I/O
Audio master clock for audio DAC.
O
Audio transmit bit clock.
O
S/PDIF output.
I
Clock source select.
SEL_PLL3
Clock Source
0
Crystal oscillator
1
DCLK input
No connect pins. Leave open.
I
Audio receive serial data.
I
Audio receive frame sync.
I
Audio receive bit clock.
I
Crystal input.
O
Crystal output.
I
Analog power for PLL.
O
DRAM address bus [11:0]
O
DRAM column address strobe,
O
DRAM clock enable.
O
DRAM write enable.
O
DRAM row address strobe.
O
SDRAM bank select 0.
O
SDRAM bank select 1.
I/O
DRAM data bus [15:0]
O
SDRAM chip select [1:0]
O
Data input/output mask.
O
Output clock to SDRAM.
I
27 MHz clock input to PLL.
O
YUV0 pixel output data.
O
YUV1 pixel output data.
O
YUV2 pixel output data.
O
YUV3 pixel output data.
O
YUV4 pixel output data.
I
Analog power for video DAC.
O
YUV5 pixel output data.
Function
SEL_PLL0
Clock Type
0
VCO off.
1
DCLK
0
Bypass mode
1
DCLK x 2
0
DCLK x 4.5
1
DCLK x 3
0
DCLK x 3.5z
1
DCLK x 4
DVD-3800
36

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents