LG 42LY750H Service Manual page 26

Hide thumbs Also See for 42LY750H:
Table of Contents

Advertisement

EAX65763001 : LA4FC
IC104-*1
M24256-BRMN6TP
NVRAM
+3.3V_NORMAL
E0
VCC
1
8
E1
WC
2
7
E2
SCL
3
6
IC104
+3.3V_NORMAL
VSS
SDA
4
5
AT24C256C-SSHL-T
NVRAM_ST
R104
A0
VCC
1
8
Write Protection
4.7K
OPT
A1
WP
- Low
: Normal Operation
2
7
- High : Write Protection
A2
SCL
R136
33
3
6
GND
SDA
R137
33
4
5
NVRAM_ATMEL
HDCP EEPROM
+3.3V_NORMAL
HDCP_EEPROM_ST
IC100
M24C16-R
C101
0.1uF
16V
NC_1
VCC
1
8
NC_2
WC
R181
4.7K
2
7
NC_3
SCL
R191
22
3
6
I2C_SCL1
VSS
SDA
R192
22
4
5
I2C_SDA1
I2C
R128
R131
R134
R139
R142
R173
1.2K
1.2K
2.7K
2.7K
2.7K
2.7K
R110
33
STB_SCL
R111
33
STB_SDA
R112
33
OPCTRL_11_SCL
R113
33
OPCTRL_10_SDA
R114
33
OSCL1
R115
33
OSDA1
R116
33
OSCL2
R117
33
OSDA2
R118
33
OSCL0
R121
33
OSDA0
R122
33
OPCTRL_1_SCL
R123
33
OPCTRL_0_SDA
Model Option
+3.3V_NORMAL
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FIRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFACTURES SPECIFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright ⓒ 2014 LG Electronics. Inc. All right reserved.
Only for training and service purposes
IC104-*2
R1EX24256BSAS0A
A0
VCC
1
8
A1
WP
2
7
A2
SCL
3
6
VSS
SDA
4
5
NVRAM_RENESAS
I2C_SCL5
I2C_SDA5
HDCP_EEPROM_MICRO
IC100-*1
24LC16B
A0
VCC
1
8
A1
WP
2
7
A2
SCL
3
6
VSS
SDA
4
5
I2C_1 : AMP ,HDCP
I2C_2 : RGB Sensor
I2C_3 : Pro:Idiom
I2C_5 : NVRAM
I2C_6 : TUNER
+3.3V_NORMAL
R185
R188
R156
R160
R164
R177
2.7K
2.7K
2.7K
2.7K
2.7K
2.7K
I2C_SCL1
I2C_SDA1
I2C_SCL2
I2C_SDA2
I2C_SCL3
I2C_SDA3
I2C_SCL5
I2C_SDA5
I2C_SCL6
I2C_SDA6
NO_FRC
MODEL_OPT_0
0
MODEL_OPT_1
0
MODEL_OPT_0
MODEL_OPT_1
MODEL_OPT_2
MODEL_OPT_2
MODEL_OPT_3
MODEL_OPT_3
/S2_RESET
MODEL_OPT_4
3D DEPTH
MODEL_OPT_4
MODEL_OPT_5
MODEL_OPT_5
DDR
MODEL_OPT_6
MODEL_OPT_6
CP BOX
MODEL_OPT_7
MODEL_OPT_7
T2 Tuner
MODEL_OPT_8
MODEL_OPT_8
S Tuner
MODEL_OPT_9
MODEL_OPT_9
MODEL_OPT_10
Reserved
MODEL_OPT_10
EPI
MODEL OPTION 8 is just for CP Box
It should not be appiled at MP
Close to eMMC Flash
(IC8100)
EMMC_CLK
R174
10K
X-TAL(27Mhz)
X100
27MHz
X-TAL_1
GND_2
MT5369_XTAL_IN
1
4
C113
GND_1
X-TAL_2
2.7pF
2
3
C115
50V
2.7pF
50V
Boot Option
+3.3V_NORMAL
R147
R150
R153
1K
1K
1K
OPT
OPT
LED_PWM0
LED_PWM1
OPCTRL3
R151
R148
R154
1K
1K
1K
OPT
STRAPPING
LED_PWM0
LED_PWM1
ICE mode + 27M + Serial boot
0
0
ICE mode + 27M + ROM to Nand boot
0
0
ICE mode + 27M + Rom to eMMC boot
<0>
<1>
from eMMC pins (share pins w/s NAND)
ICE mode + 27M + ROM to eMMC boot
0
1
from SDIO pins
MT5369_RM
IC105-*1
SoC
LGE2112-AL
internal
LG FRC2
Reserved
FRC
AC1
C19
DDRV_44
ARDQM0
AC2
C21
0
1
1
DDRV_45
ARDQS0
A3
B21
DDRV_1
ARDQS0
A4
C23
DDRV_2
ARDQ0
B4
B17
DDRV_5
ARDQ1
1
0
1
C4
D23
DDRV_8
ARDQ2
D4
C17
DDRV_10
ARDQ3
B3
D24
DDRV_4
ARDQ4
C3
C16
DDRV_7
ARDQ5
AC3
C24
DDRV_46
ARDQ6
AC4
D15
DDRV_47
ARDQ7
G10
D21
MEMTP
ARDQM1
HIGH
LOW
G9
B20
MEMTN
ARDQS1
C20
ARDQS1
G13
A17
RVREF_B
ARDQ8
FHD
HD
G21
A23
RVREF_A
ARDQ9
D17
ARDQ10
B23
ARDQ11
OPTIC
NON_OPTIC
F10
D20
ARCKE
ARDQ12
D22
ARDQ13
D9
D19
ARCLK1
ARDQ14
3D_Depth_IC
C9
C22
NON_3D_Depth_IC
ARCLK1
ARDQ15
A20
A7
ARCLK0
ARDQM2
DDR_768MB
DDR_Default
A21
B9
ARCLK0
ARDQS2
A9
ARDQS2
E18
C12
ARODT
ARDQ16
Enable
Disable
F17
D6
ARRAS
ARDQ17
E17
B12
ARCAS
ARDQ18
E16
C5
ARCS
ARDQ19
D14
C13
Support
Not Support
ARWE
ARDQ20
A5
ARDQ21
B14
A12
ARRESET
ARDQ22
B5
ARDQ23
Support
Not Support
A13
G11
ARBA0
E10
ARBA1
ARDQM3
D16
C8
ARBA2
ARDQS3
D8
ARDQS3
Default
F18
C6
ARCSX
ARDQ24
D10
ARDQ25
C15
D7
Support
ARA14
ARDQ26
Not Support
A15
C11
ARA13
ARDQ27
F13
C7
ARA12
ARDQ28
C14
C10
ARA11
ARDQ29
F11
B7
ARA10
ARDQ30
E15
B10
ARA9
ARDQ31
D13
ARA8
B15
E14
ARA7
N14
ARA6
AVDD33_MEMPLL
F16
N15
ARA5
AVSS33_MEMPLL
E13
ARA4
B13
ARA3
A14
R1
ARA2
DVSS_50
F14
P21
ARA1
DVSS_48
F15
ARA0
+3.3V_NORMAL
AP14
AM14
AR14
AR15
AN14
R144
10K
AP12
OSDA0
AN12
OSCL0
AP15
OSDA1
AN15
OSCL1
MT5369_XTAL_OUT
AT34
MT5369_XTAL_IN
AU34
MT5369_XTAL_OUT
AVDD_33SB
AK27
AH26
C116
0.1uF
AVDD_33SB
AK18
C117
AK17
0.1uF
VDD3V3
AK23
C118
AM27
0.1uF
AJ20
C107
C108
2.2uF
2.2uF
10V
10V
LAN1_DET
LAN2_DET
PANEL_CTL
INV_CTL
OPCTRL3
0
1
<0>
1
EDID_WP_MTK
R1016
100
OPC_EN
OPT
R1004
OPT
100
R1014
0 OPT
HDMI_CEC_MTK
RESET_BY_CPU
/USB_OCD1
R1010
100
PTC_WOL
/UPDATE_BY_CPU
USB_CTL1
C106
C102
0.1uF
0.1uF
OPT
OPT
MODEL_OPT_0
MODEL_OPT_1
MODEL_OPT_3
MODEL_OPT_7
MODEL_OPT_5
MODEL_OPT_6
R193
10K
AN23
R176
10K
AN24
R162
10K
AP23
R163
10K
AR23
AU23
AT23
AM24
/TU_RESET
AM23
MODEL_OPT_4
/S2_RESET
MT5369_NON_RM
IC105
LGE2112
AR18
JTCK
U0TX
SOC_TX_RS232
AP18
JTDI
U0RX
SOC_RX_RS232
JTDO
AU16
SOC_RX_PTC
JTMS
U1RX
AT16
JTRST
U1TX
SOC_TX_PTC
A35
OSDA0
POWE
EMMC_CMD
C33
OSCL0
POOE
B34
EMMC_DATA[2-7]
POCE1
D33
OSDA1
POCE0
EMMC_DATA[7]
D29
OSCL1
PDD7
EMMC_DATA[6]
C30
PDD6
EMMC_DATA[5]
D30
XTALI
PDD5
EMMC_DATA[4]
+3.3V_NORMAL
B31
XTALO
PDD4
EMMC_DATA[3]
A31
PDD3
EMMC_DATA[2]
B32
AVDD33_XTAL_STB
PDD2
A32
AVSS33_XTAL_STB
PDD1
C32
PDD0
D32
PARB
A34
PACLE
EMMC_DATA[1]
C34
EMMC_DATA[0]
AVDD33_VGA_STB
PAALE
C29
+3.3V_NORMAL
AVSS33_VGA_STB
EMMC_CLK
EMMC_CLK
AM20
OPWRSB
R155
10K
R1001 100
AM22
AVDD33_PLLGP
ORESET
C
AVSS33_PLLGP
AU21
OIRI
Q1001
B
RT1N141C-T112-1
D27
R159
4.7K
C114
AVDD10_LDO
FSRC_WR
E
0.1uF
AT21
16V
STB_SCL
STB_SCL
OPT
AR21
STB_SDA
STB_SDA
T34
H32
GPIO0
DEMOD_RST
F37
T32
TS_S_IN_0_CLK
GPIO1
DEMOD_TSCLK
F36
T36
TS_S_IN_0_DATA
GPIO2
DEMOD_TSDATA0
G37
U36
GPIO3
DEMOD_TSDATA1
G36
T33
GPIO4
DEMOD_TSDATA2
G35
T30
GPIO5
DEMOD_TSDATA3
SOC <- P:I
G34
V33
GPIO6
DEMOD_TSDATA4
H34
V32
GPIO7
DEMOD_TSDATA5
L34
V31
GPIO8
DEMOD_TSDATA6
L32
V30
GPIO9
DEMOD_TSDATA7
K33
T35
TS_S_IN_0_SYNC
GPIO10
DEMOD_TSSYNC
K32
T31
GPIO11
DEMOD_TSVAL
TS_S_IN_0_VAL
H33
GPIO12
L35
N36
GPIO13
CI_INT
K36
T37
GPIO14
CI_TSCLK
J32
R35
GPIO15
CI_TSDATA0
J34
R37
GPIO16
CI_TSSYNC
SOC -> P:I
K34
R36
GPIO17
CI_TSVAL
K35
GPIO18
K37
R34
R1005
22
TS_S_OUT_CLK
GPIO19
PVR_TSCLK
J36
R32
R1006
22
TS_S_OUT_VAL
GPIO20
PVR_TSVAL
J37
R33
R1007
22
TS_S_OUT_SYNC
GPIO21
PVR_TSSYNC
J35
P33
R1008
22
GPIO22
PVR_TSDATA0
TS_S_OUT_DATA
J33
P34
GPIO23
PVR_TSDATA1
G33
GPIO24
H35
N37
GPIO25
SPI_CLK1
+3.3V_NORMAL
H31
P35
GPIO26
SPI_CLK
F34
N34
GPIO27
SPI_DATA
R161
E36
N35
R168
4.7K
GPIO28
SPI_CLE
4.7K
OPT
N33
OPT
GPIO29
P32
AU12
R171
22
GPIO30
OPWM2
M35
AT12
GPIO31
OPWM1
M37
AR12
R170
22
GPIO32
OPWM0
M33
GPIO33
F35
A37
R197
R198
GPIO34
SD_D0
1K
1K
E35
C35
GPIO35
SD_D1
E37
A36
GPIO36
SD_D2
B35
N32
GPIO37
SD_D3
M34
B36
GPIO38
SD_CMD
M36
B37
GPIO39
SD_CLK
M32
GPIO40
L33
GPIO41
E33
AT11
GPIO42
LDM_CS
E32
AU11
GPIO43
LDM_CLK
F32
AR10
GPIO44
LDM_VSYNC
A29
AM9
GPIO45
LDM_DO
D31
AP10
GPIO46
LDM_DI
C31
GPIO47
E30
GPIO48
E31
AN22
LED_PWM1
GPIO49
LED_PWM1
F31
AP21
GPIO50
LED_PWM0
LED_PWM0
E29
GPIO51
AP9
GPIO52
5V Tolerance
AT9
GPIO53
AR9
AU20
GPIO54
OPCTRL11
OPCTRL_11_SCL
AU9
AT20
GPIO55
OPCTRL10
OPCTRL_10_SDA
AN18
OPCTRL9
AP20
OPCTRL8
AM18
ADIN0_SRV
OPCTRL7
AN19
ADIN1_SRV
OPCTRL6
AP19
AV1_CVBS_DET
ADIN2_SRV
OPCTRL5
C121
AR19
C122
ADIN3_SRV
OPCTRL4
AMP_RESET_SOC
0.1uF
0.1uF
AN21
OPT
OPCTRL3
OPT
ADIN4_SRV
OPCTRL3
AM19
ADIN5_SRV
OPCTRL2
EXT_SPK_DET
AN20
ADIN6_SRV
OPCTRL1
OPCTRL_1_SCL
AR20
ADIN7_SRV
OPCTRL0
OPCTRL_0_SDA
2013.12.24
xxLY750H-UA
MID_MAIN_1
1
21
LGE Internal Use Only
R157
4.7K
OPT
R178
4.7K
OPT
SOC_RESET
PWM_DIM2
PWM_DIM1
/USB_OCD2
USB_CTL2

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

42ly750h-ua

Table of Contents