Yamaha YHT-196 Service Manual page 53

Home theater package receiver/speakers
Hide thumbs Also See for YHT-196:
Table of Contents

Advertisement

Function Name
No.
(P.C.B.)
1
VSS
2
AHCLKX0/AHCLKX2
3
AMUTE0
4
AMUTE1
5
AHCLKX1
6
VSS
7
ACLKX1
8
CVDD
9
ACLKR1
10
DVDD
11
AFSX1
12
AFSR1
13
VSS
14
RESET
15
VSS
16
CVDD
17
CLKIN
18
VSS
19
TMS
20
CVDD
21
TRST
22
OSCVSS
23
OSCIN
24
NC
25
OSCVDD
26
VSS
27
PLLHV
28
TDI
29
TDO
30
VSS
31
DVDD
32
EMU[0]
33
CVDD
34
EMU[1]
35
TCK
36
Ground(Vss)
37
EM_CAS
38
EM_WE
39
EM_WE_DQM[0]
40
VSS
41
EM_D[7]
42
DVDD
43
EM_D[6]
44
CVDD
45
EM_D[5]
46
EM_D[4]
47
VSS
48
EM_D[3]
49
EM_D[2]
50
DVDD
(1)
(2)
(3)
TYPE
PULL
GPIO
IO
Y
McASP0 and McASP2 transmit master clock
IO
Y
McASP0 mute output
IO
Y
McASP1 mute output
IO
Y
McASP1 transmit master clock
IO
Y
McASP1 transmit bit clock
IO
Y
McASP1 receive bit clock
IO
Y
McASP1 transmit frame Sync (L/R clock)
IO
Y
McASP1 receive frame Sync (L/R clock)
IO
N
Device reset pin
IO
N
Alternate clock input (3.3-V LVCMOS input)
IO
IPU
N
Test mode select
IO
IPU
N
Test reset
PWR
N
Oscillator Vss tap point (for filter only)
IO
N
1.2-V oscillator input
O
N
PWR
N
Oscillator 1.2-V Vpp tap point (for filter only)
PWR
N
PLL 3.3-V supply input (requires external filter)
IO
IPU
N
Test data in
OZ
IPU
N
Test data out
IO
IPU
N
Emulation pin 0
IO
IPU
N
Emulation pin 1
IO
IPU
N
Test clock
O
N
SDRAM column address strobe
O
N
SDRAM write enable
O
N
Write enable or byte enable for EM_D [7:0]
IO
N
EMIF data bus [lower 16-bits]
IO
N
EMIF data bus [lower 16-bits]
IO
N
EMIF data bus [lower 16-bits]
IO
N
EMIF data bus [lower 16-bits]
IO
N
EMIF data bus [lower 16-bits]
IO
N
EMIF data bus [lower 16-bits]
HTR-2064/NS-B20/NS-C20/NS-SWP20
Detail of Function
53

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Htr-2064Ns-b20Ns-c20Ns-swp20

Table of Contents