Pioneer DVR-520H-S Service Manual page 142

1
(6) External ROM connection pins
(a) Flash ROM interface pins
No. Pin Name
A
196, 194-189,
D [15 : 0]
186-178
175, 174, 172,
171, 169-167, A [17 : 1]
165-156
176 RDZ
177 WRZ
B
(b) EEPROM interface pins
No. Pin Name
145 SO
146 SI
147 SCK
151 SCS
C
(7) Clock and reset pins
No. Pin Name
1 RESETB
202 HS_CLK
D
E
F
142
1
2
I/O
External ROM data bus
I/O Data bus in the external ROM access.
Process of pull-up or pull down is necessary.
External ROM address bus
O Address bus in the external ROM access.
Can addressing the 256k byte space.
ROM read
O Strobe signal which shows a read cycle for external ROM.
It becomes the inactive in the idle state.
ROM write
O
Strobe signal which shows a write cycle for external ROM.
I/O
I/O Serial transmit data output of clock-synchronous system serial interface (CSI)
I/O Serial receive data input of clock-synchronous system serial interface (CSI)
I/O Clock output of clock-synchronous system serial interface (CSI)
I/O Chip select output of clock-synchronous system serial interface (CSI)
I/O
Reset
RESETB input is asynchronous input. When a signal of fixed low-level width is input
I
without relation to an operation clock, take precedence of all operation, and reset the
system. Note: RESETB is low-active.
Host clock
Clock input pin which is supplied to CPU core and built-in peripheral I/O.
I
Please input 27 MHz clock. Perform 2 multiply with internal PLL by 27 MHz clock, 54
MHz clock is supplied to CPU core and internal peripheral I/O.
DVR-520H-S
2
3
Function
Function
Function
3
4
Active
−
−
L
L
Active
−
−
−
−
Active
L
−
4