Appendix. Timing Diagrams; Figure 8. Programmed I/O Timing Without Iordy; Time Description; T0 Cycle Time - Seagate Medalist 1640 Product Manual

Medalist series
Table of Contents

Advertisement

Medalist 1640 and 2140 Product Manual, January 1996

Appendix. Timing diagrams

The ST31640A and ST32140A are designed to comply with and can
exceed the ATA-2 timing standards. Performance in excess of the ATA-2
standard depends on the capability of the host-system environment. See
your Seagate representative for additional details.
Without IORDY, the drive operates at programmed I/O timing specifica-
tions, as shown below.

Figure 8. Programmed I/O timing without IORDY

Time
T0
Cycle time
Drive address (CS1FX--, CS3FX--,
T1
DA0, DA1 and DA2) valid and
DIOR--/DIOW-- setup
T2
DIOW-- or DIOR-- pulse width
T3
DIOW-- data setup
T4
DIOW-- data hold
T5
DIOR-- data setup
T6
DIOR-- data hold
Address valid until I/OCS16-- is
T7
asserted
T8
Address invalid to I/OCS16-- tristate
T9
DIOR-- false to address valid hold
Description
35
Min
Max
120 nsec
----
25 nsec
----
70 nsec
----
20 nsec
----
10 nsec
----
20 nsec
----
5 nsec
----
----
----
----
----
10 nsec
----

Advertisement

Table of Contents
loading

This manual is also suitable for:

Medalist 2140

Table of Contents