Ic Data - Yamaha AV-S77 Service Manual

Hide thumbs Also See for AV-S77:
Table of Contents

Advertisement

AV-S77
I IC DATA
IC3 : YM3436DK
DIR ( Digital Format Interface Receiver )
DAUX
1
2
HDLT
DOUT
3
VFL
4
OPT
5
6
SYNC
MCC
7
WC
8
MCB
9
MCA
10
SKSY
11
Pin
Pin
I/O
No.
Name
1
DAUX
I
Auxiliary input for audio data
2
HDLT
O
Asynchronous buffer operation flag
3
DOUT
O
Audio data output
4
VFL
O
Parity flag output
5
OPT
O
Fs x 1 Synchronous output signal for DAC
6
SYNC
O
Fs x 1 Synchronous output signal for DSP
7
MCC
O
Fs x 64Bit clock output
8
WC
O
Fs x 1Word clock output
9
MCB
O
Fs x 128Bit clock output
10
MCA
O
Fs x 256Bit clock output
11
SKSY
I
Clock synchronization control input
Crystal oscillator connection or external
12
XI
I
clock input
13
XO
O
Crystal oscillator connection
14
P256
O
VCO oscillating clock connection
15
LOCK
O
PLL lock flag
16
Vss
Logic section power (GND)
17
TC
O
PLL time constant switching output
18
DIM1
I
Data input mode selection
19
DIM0
I
Data input mode selection
20
DOM1
I
Data output mode selection
21
DOM0
I
Data output mode selection
22
KM1
I
Clock mode switching input 1
23
RSTN
I
System reset input
24
Vdda
VCO section power (+5V)
25
CTLN
I
VCO control input N
17
32
EXTW
36
33
FS1
SEL
32
KM0
31
KM2
30
TSTN
29
V
a
SS
D DIN
37
28
CTLP
EIAJ (AES/EBU)
ERR
40
DIGITAL AUDIO
27
(N.C.)
CSM
35
EMP
41
26
PCO
FS1
33
25
CTLN
FS0
34
24
V
a
DD
23
RSIN
SERIAL INTERFACE
44
Pin
Function
No.
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
29
24 26 28 25 17
38
15 14 13
12 31
PLL
GENERATOR
DATA CLOCK
CONTROLLER
INTERFACE
DECODER
S/P
BUFFER
43
42
1
18
19
2
Pin
I/O
Name
PCO
O
PLL phase comparison output
(NC)
CTLP
I
VCO control input P
Vssa
VCO section power (GND)
TSTN
I
Test terminal. Open for normal use
KM2
I
Clock mode switching input 2
KM0
I
Clock mode switching input 0
Channel status sampling frequency display
FS1
O
output 1
Channel status sampling frequency display
FS0
O
output 0
CSM
I
Channel status output method selection
External synchronous auxiliary input word
EXTW
I
clock
DDIN
I
EIAJ (AES/EBU) data input
LR
O
PLL word clock output
Vdd
Logic section power (+5V)
ERR
O
Data error flag output
Channel status emphasis control code out-
EMP
O
put
3-wire type microcomputer interface data
CD0
O
output
3-wire type microcomputer interface clock
CCK
I
input
3-wire type microcomputer interface load
CLD
I
input
22
11
23
MCA
10
MCB
SYSTEM
9
CLOCK
WC
8
MCC
TIMING
7
SYNC
6
OPT
5
VFL
4
D OUT
3
P/S
20
DOM1
DOM0
21
16 39 30
Function

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents