Ic Pin Function Description - Sony STR-DE725 Service Manual

Fm stereo fm-am recorder
Hide thumbs Also See for STR-DE725:
Table of Contents

Advertisement

3-23.

IC PIN FUNCTION DESCRIPTION

IC1103 AK4526 (DIGITAL BOARD)
Pin No.
Pin Name
I/O
1
SDOS
2
MCLK
3
S/M
4
BCLK
I/O
5
LRCK
I/O
6
SDT11
7
SDT12
8
SDT13
9
SDTO
10
DAUX
11
DFS
12 – 13
DEM1 – DEM0
14
MCKO
15
D. 5V
16
D. GND
17
PD
18
TEST
19
ICKS1
20
ICKS0
21
CAD1
22
CAD0
23
LOUT3
24
ROUT3
25
LOUT2
26
ROUT2
27
LOUT1
28
ROUT1
29
LIN–
30
LIN+
SDTO source select pin
I
"L": internal ADC output, "H": DAUX input
ORed with serial control register if P/S = "L" (Connected to Ground)
I
MCKO clock frequency select pin
"L": MCLK, "H": MCLK/2. ORed with serial control register if P/S = "L" (Connected to Ground)
Audio data master/slave mode select pin
I
"L": slave mode, "H": master mode (Connected to Ground)
Audio serial data clock pin
Input/output channel clock pin
I
DAC1 audio serial data input pin
I
DAC2 audio serial data input pin
I
DAC3 audio serial data input pin
O
Audio serial data output pin
I
AUX audio serial data input pin (Connected to Ground)
Double speed sampling mode pin
I
"L": normal speed, "H": double speed
ORed with serial control register if P/S = "L" (Connected to Ground)
De-emphasis pin
I
ORed with serial control register if P/S = "L" (Connected to Ground)
O
Master clock output pin (Not used)
Digital power supply pin
Digital ground pin
Power-down & reset pin
I
When "L", the AK4526 is powered-down and the control registers are reset to default state.
If the state of P/S, M/S, CAD0-1 changes, then the AK4526 must be reset by PD.
X'tal oscillator select/test mode pin
"H": X'tal oscillator selected
I
"L": External clock source selected
"NC": If pin is floating then test mode is enabled. (Connected to Ground)
I
Input clock select 1 pin (Connected to Ground)
I
Input clock select 0 pin (Connected to Ground)
Chip address pin
I
Used during the serial control mode. (Connected to Ground)
Chip address pin
I
Used during the serial control mode. (Connected to Ground)
O
Lch #3 analog output pin
O
Rch #3 analog output pin
O
Lch #2 analog output pin
O
Rch #2 analog output pin
O
Lch #1 analog output pin
O
Rch #1 analog output pin
I
Lch analog negative input pin
I
Lch analog positive input pin
Description
— 51 —

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents