Sony MEX-DV1000 Service Manual page 40

Multi disc player
Hide thumbs Also See for MEX-DV1000:
Table of Contents

Advertisement

MEX-DV1000/DV2000
• IC Block Diagrams
– SERVO Board –
IC1 BH6599KV-E2
36
35
34
33
32 31
30
29 28
27
PWM
PWM
PWM
DRIVER
DRIVER
DRIVER
CNF4 37
CNF3 38
NF AMP LOGIC
NF AMP LOGIC
NF AMP LOGIC
CNF2 39
CNF1 40
VREF
41
VREF
IN1 42
IN2 43
IN3 44
IN4 45
THERMAL
SHUT-DOWN
OSC
INSP 46
180 deg MATRIX
FG 47
3-PHASE
3-PHASE
CURRENT
RNF 48
PWM DRIVER
PWM DRIVER
PWM DRIVER
LIMITER
1
2 3
4 5
6 7
8 9
IC6 PCM1680DBQ
ZERO1 1
SYSTEM CLOCK
SYSTEM
ZERO
MANAGER
CLOCK
DETECT
MS/ADR 2
FUNCTION
MC/SCL 3
CONTROL
MD/SDA 4
INETERFACE
SCK 5
DATA1 6
OVERSAMPLING
DIGITAL FILTER
BCK 7
WITH
LRCK 8
FUNCTION
CONTROLLER
VDD 9
SERIAL
DGND 10
INPUT
INETERFACE
DATA2 11
DATA3 12
DATA4 13
MSEL 14
MEX-DV1000/DV2000
26 25
STANDBY
24
STBY
PWM
SHORT
DRIVER
23
SB
BRAKE
NF AMP LOGIC
OSC
22
SPCNF
21
GND
20
VCC
FREQUENCY
19
HWN
GENERATOR
+
18
HWP
REVERSE
17
HVN
PROTECT
+
HVP
16
PHASE
15
HUN
SHIFT
+
14
HUP
13
HB
HALL BIAS
3-PHASE
10 11
12
POWER
SUPPLY
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
ENHANCED
CONVERTER
LOW-PASS FILTER
MULTILEVEL
DELTA-SIGMA
D/A
OUTPUT AMP AND
MODULATOR
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
D/A
OUTPUT AMP AND
CONVERTER
LOW-PASS FILTER
IC7 PCM1803DBR
DELTA-SIGMA
VINL 1
MODULATOR
VINR 2
VREF1 3
REFERENCE
VREF2 4
DELTA-SIGMA
MODULATOR
VCC
5
POWER
SUPPLY
AGND
6
PDWN 7
BYPAS 8
TEST 9
LRCK 10
IC10 EM638165TS-6IG
VDD 1
DQ0 2
VDDQ 3
DQ1 4
DQ2 5
VSSQ 6
28
ZERO2
DQ3 7
DQ4 8
VDDQ 9
DQ5 10
DQ6 11
VSSQ 12
DQ7 13
27
VOUT1
VDD 14
LDQM 15
26
VOUT2
WE# 16
25
VCOM
CAS# 17
COMMAND
24
AGND2
DECODER
RAS# 18
23
VCC2
CS# 19
COLUMN
22
VOUT3
COUNTER
21
VOUT4
20
VOUT5
BA0 20
BA1 21
A10/AP 22
19
VOUT6
ADDRESS
A0 23
BUFFER
18
AGND1
A1 24
17
VCC1
A2 25
A3 26
16
VOUT7
15
VOUT8
VDD 27
REFRESH
COUNTER
40
40
20
MODE1
19
MODE0
18
FMT1
× 1/64, × 1/128
17
FMT0
SERIAL
DECIMATION
16
OSR
INTERFACE
FILTER
&
15
SCKI
WITH
MODE/FORMAT
14
VDD
HIGH-PASS
CONTROL
FILTER
13
DGND
12
DOUT
11
BCK
CLOCK & TIMING CONTROL
1M × 16
CELL ARRAY
(BANK #A)
COLUMN DECODER
1M × 16
CELL ARRAY
(BANK #B)
COLUMN DECODER
BUFFER
CONTROL
SIGNAL
GENERATOR
1M × 16
CELL ARRAY
CLOCK
(BANK #C)
BUFFER
COLUMN DECODER
MODE
RESISTER
1M × 16
CELL ARRAY
(BANK #D)
COLUMN DECODER
54
VSS
53
DQ15
52
VSSQ
51
DQ14
50
DQ13
49
VDDQ
48
DQ12
47
DQ11
46
VSSQ
45
DQ10
44
DQ9
43
VDDQ
42
DQ8
41
VSS
40
NC/RFU
39
UDQM
38
CLK
37
CKE
36
NC
35
A11
34
A9
33
A8
32
A7
31
A6
30
A5
29
A4
28
VSS

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mex-dv2000

Table of Contents