Block Diagram - JVC LT-26DB1BU/AX Service Manual

Integrated digital terrestrial/satellite lcd television
Table of Contents

Advertisement

BLOCK DIAGRAM

SERVICE PORT
PC
RS232
TXD/RXD
KEY PWB
&
IR PWB
POWER UNIT
TUNER0_I2C
U921
T+C TUNER
IF+/-
CH_TER_RESET
RF_CVBS
SIF
TUNER_I/O_P_N
U1021
TUNER1_I2C
Analog Tuner
LNB_OUT
LNB_OUT
UART1_TXD/RXD
4Pin Con.
U831
UART0_TXD/RXD
TA_A/RA_A
LS
ILX232
Y961
XTAL
PC2
INT_OUT
PD0,PD1
IR_IN
PD6
KEY_ADC1
PA1
PC0,PC1
M_I2C
KEY_ADC2
PA0
PB2
CEC_A
LED_B
PA2
PA4
LED_R
PA3
PA5
U82
MOD2_ID
PA5
PC5
A_RESET
MOD1_ID
PA6
MICOM CTRL
PC4
PC3
LPM_RST_N
SCART_MUTE
PD7
SMPS_ON
PB4
CLK IN/OUT
PWM_DIM
PB5,6,7,RESETn
A_DIM
BKLT_EN
AC_DETECT
P_PWM_DIM
JTAG
JTAG
P_A_DIM
KIA7042AF
Header
Header
P_BKLT_EN
Development Only
*
+24V
+5V8STB
+5V
+12V
U321,U322
DDRA[0:12]
/DDRDQ[0:31]
DDR2(333MHz/512Mbit)
U181
HOST_A[1:2]/HOST_D[0:7]
FLASH MEMORY
Buffer&SW
JP221
PPKT_CLK
CI SLOT
PPKT__D[0..7]
Buffer
PPKT__SYNC
PPKT_I_VAL
MOD_CLK
MOD_D[0..7]
Buffer
MOD_SYNC
MOD_VAL
FLI_I2C0
TS0_D[0..7]
U961
DEMOD
TS0_SYNC
Buffer&SW
TS0_VALID
TS0_SEL
TS0_CLK
MUX_TSI_CLK
MUX_TSI_SYNC
TS0_SYNC
MUX_TSI_VAL
TS0_VALID
MUX_TS_D0
TS0_CLK
MUX_TSI_CLK
Buffer&SW
MUX_TSI_SYNC
MUX_TSI_VAL
TS1_CLK
TS1_SYNC
TS0_SEL
TS1_VALID
TS1_SEL
TS1_CLK
TS1_SYNC
MUX_TSI_D[0..7]
TS1_VALID
U1081
Buffer&SW
DEMOD
TS1_D[0..7]
&
TS1_SEL
A8293
FLI_I2C0
22K_TONE
CH_RESET
(No.YA698<Rev.001>)2-5
PWM3
PWM2
UART1
DFSYNC_IN_OUT_GPIO8
PPWR
LVTX_ODD
UART0
LVTX_EVN
RESET_N
CLK IN/OUT
USB2.0 HOST
WM0P
I2C1
USB_PWREN
LS
FLI_I2C1
USB_FLAG
DVI_ARX
U113
EEPROM
HDMIA_I2C
HDMIA_HPD
Y81
XTAL
FLI_I2C0
I2C0
AHS, AVS
EJTAG
VGA_R,VGA_G,VGA_B
S0_SCL/SDA
AUD_IN_L3/R3
VXO_D11
U112
SCART_FB
SCALER
LBADC_IN4
DDR MEM
A1P,B1P,C1P/SV1P
CTL. BUS
AUD_IN_L1/R1
AUD_OUT1R/L
AUD_OUT2R/L
VDAC_GY_YC_P
ROM MEM
CTL. BUS
VXO_D10
VOUT
POD_CTL.
LBADC_IN5
A2P,B2P,C2P/SV2P
TS_Parallel
STREAM_CLK
STREAM_D[0..7]
Inputs
STREAM_SYNC
AUD_IN_L2/R2
[POD]
STREAM_VAL
A3P,B3P,C3P
AUD_IN_L4/R4
B4P,A4P
SV3P
AUD_IN_L5/R5
SV4P
TNR_SIF
GPIO134
AUDIO_MUTE
AUD_MCLK1
I2SA_BCLK
I2SA_WCLK
I2SA_DAT0
TS_SEL
VXO_D0
CH_TER_RESET
VXO_D1
VXO_D5
CH_RESET
AUDO_SPDIF_OUT
2-6(No.YA698<Rev.001>)
P_PWM_DIM
P_A_DIM
PWM_DIM
P_BKLT_EN
A_DIM
+24V
BKLT_EN
PANEL
PANEL_PWR
LVDS_OUT
RESETn_MAIN
USF-T
LPM_RST_N
USB_HOST
USB IN
+5V
U104
USB SWITCH
+5V_USB
TMDS_A
HDMI_SCL/SDA
FLI_I2C1
U551
HPDA
HDMI SWITCH
HS/VS
VGA_HS/VS
74HC14
PC IN
PC_R/G/B
VGA_SDA/SCL
PC
AUDIO
EEPROM
PC_RI/LI
SCART_FB_SEL
U381
VIDEO
SCART2_FB
SCART_FB
SWITCH
SCART1_FB
SCART_ID1
SCART1_R/G/B/CVBS
SCART1_RI/LI
SCART1_RO/LO
SC1_R/L_OUT_O
U662,U663
SCART1
SCART2_RO/LO
OP AMP
SCART1_CVBSO
U383
VDAC_OUT
VIDEO
RF_CVBS
SWITCH
SC1_SEL
SC1_SEL
SC2_R/L_OUT_O
U382
FILTER
SCART2_CVBS_OUT
SCART2_CVBSO
SCART_ID2
SCART2_R/G/B/CVBS
SCART2
SCART2_FB
SCART2_RI/LI
YPbPr
Component_R/L
SVHS_Y/C
AV_CVBS
AL/AR_CVBS
RF_CVBS
SIF
HEADPHONE_ID
HPO_L/R
AUDO_MUTE
OP AMP
HP_L/R
I2S_OUT
AMP_R-
U761
SPEAKER(R)
AMP_R+
FLI_I2C1
Digital Audio
AMP
AMP_L-
SPEAKER(L)
A_RESET
AMP_L+
SPDIF
DIGITAL AUDIO
TMDS 1
HPD1
HDMI
EXT5
CEC
TMDS 2
HPD2
EXT6
HDMI
CEC
TMDS 3
HPD3
EXT7
HDMI
CEC
EXT1
EXT2
EXT3
EXT4
HEADPHONE

Advertisement

Table of Contents
loading

Table of Contents