Table of Contents
Advertisement
QQ
3 7 63 1515 0
• IC801 MB90802NPF-G-136E1 (SYSTEM CONTROL) (MAIN BOARD (2/3))
Pin No.
Pin Name
1
O-POWER
2
FM-AM SHIFT
3
A-MUTE
4
O-MP3-M-MUTE
5
IO-MP3-BUS0
6
IO-MP3-BUS1
7
IO-MP3-BUS2
8
IO-MP3-BUS3
9
10
11
12
I-MP3-REQ
13
14
15
16
17
M-BASS
18
LID-OPEN
19
O-TU-CE
20
O-TU-CLK
21
O-TU-DATA
22
I-TU-COUNT
TE
L 13942296513
23
O-CD-CLT
24
TAPE PLAY
25
TAPE REC
26
O-MP3-BUCK
27
I-MP3-CCE
28
I-MP3-XRST
29
30
31
32
33
VOL DATA
34
VOL CLK
35
36
REG-CHK
37
BTT-CHK-H
38
V-CHECK
39
40
41
42
WAKE-UP
43
I-MP3-SBSY
www
44
45
AC-CHK
46
.
47
48
I-SUFFIX
49
http://www.xiaoyu163.com
I/O
O
System power control output
O
system clock shift control signal output
O
A-mute signal output
O
Spindle and sledding motor drive mute control signal output
I/O
CD-DSP-MP3 serial data input/output
I/O
CD-DSP-MP3 serial data input/output
I/O
CD-DSP-MP3 serial data input/output
I/O
CD-DSP-MP3 serial data input/output
I-RMC
I
Remote commander receiver data input
NC
—
Not used (Open)
NC
—
Not used (Open)
O
MP3 REQ signal output
X0A
—
Not used (Pull down)
X1A
—
Not used (Open)
VCC
—
Power supply (+3.3 V)
VSS
—
Ground
O
MEGA BASS control signal output
I
CD door open/close switch signal input
O
Tuner PLL chip enable signal output
O
Tuner PLL serial transfer clock output
O
Tuner PLL serial data output
I
Tuner PLL serial data input
O
CD power control signal output
I
Tape play switch signal input
I
Tape record switch signal input
O
MP3 serial transfer clock output
O
Chip enable output
O
Reset signal output
NC
—
Not used (Open)
NC
—
Not used (Open)
NC
—
Not used (Open)
AVCC
—
Power supply (+3.3 V)
O
Volume command serial data output
O
Volume command serial transfer clock output
AGND
—
Ground
I
Power supply CD 3.3V check signal input
I
Power supply 9V check signal input
I
Power supply 6V check signal input
I-KEY0
I
Key input
I-KEY1
I
Key input
I-KET2
I
Key input
I
Key wake-up signal input
I
Sub code block sync signal input
VSS
—
Ground
I
AC IN check signal input
x
ao
y
SDA
I/O
EEPROM serial data input/output
i
SCL
O
EEPROM transfer clock output
I
Suffix distinction input
ISS1
O
ISS control signal output
http://www.xiaoyu163.com
8
Pin Description
H: Power ON
H: mute on
Q Q
3
6 7
1 3
u163
.
CFD-S03CP/S03CPL
2 9
9 4
2 8
L: Close
1 5
0 5
8
2 9
9 4
H: CD ON
H: REC
m
co
9 9
2 8
9 9
27
Advertisement
Chapters
Table of Contents
