Supported Bios Features; Acpi; Effects Of Pressing The Power Switch - Intel Xeon LV User Manual

Dual-core intel xeon processor lv 3100 chipset
Table of Contents

Advertisement

1.6

Supported BIOS Features

The BIOS has an AMI* core with the following components:
Table 6.

Supported BIOS Features

Name of BIOS component
PCI 2.3
SCSI boot
LAN boot
Fiber-channel boot
Serial ATA boot
CD-ROM boot
USB boot
Floppy boot
PXH
PCI Express*
USB
CMOS Header
ECC support
Watchdog Timer (WDT)
APIC and ACPI Control
Patch Update Mechanism
FSB Error Handling Control
1.6.1

ACPI

ACPI gives the OS direct control over the power management and plug-and-play
functions of the platform. The use of ACPI with this CRB requires an OS that provides
full ACPI support.
Table 7.
Effects of Pressing the Power Switch (Sheet 1 of 2)
If the System is in this state...
Off
(ACPI G2/G5 - soft off)
On
(ACPI G0 - working state)
Dual-Core Intel® Xeon® Processor LV and Intel
User's Manual
22
The BIOS is PCI 2.3 compliant.
The BIOS supports booting from a plug in SCSI device, if present.
The BIOS supports booting from a plug in Ethernet device, if present.
The BIOS supports booting from a plug in fiber-channel device, if present.
The BIOS supports booting from a Serial ATA hard drive.
The BIOS supports booting from a Serial ATA CD-ROM.
The BIOS supports booting from a USB boot device.
The BIOS supports booting from a floppy drive
The BIOS initializes and supports a PXH riser card if it is plugged into a PCI-E* slot
on the CRB.
The BIOS initializes and supports PCI Express* cards that are plugged into the
CRB.
The BIOS supports the USB 1.1 and USB 2.0 interfaces.
The BIOS supports recognizing the clear CMOS header.
The BIOS detects and supports ECC memory.
The BIOS provides watch dog timer support.
The ability to enable and disable APIC and ACPI is present in the BIOS. Control is
also required for OS plug and play features. The BIOS supports the following ACPI
states:
• G0(S0) – Working
• G1(S3) – Sleeping [Suspend to RAM]
• G2(S5) – Soft Off
The BIOS supports C0, C1, C1E and C2 states.
The Patch Update Mechanism is used to upgrade and/or install micro-code
patches into BIOS is supported.
The BIOS has the capability to enable and/or disable FSB error handling.
...and the power switch is
pressed for
Less than four second
Less than four seconds
®
3100 Chipset
Product Description
Description
...the system enters this
state
Power-on
(ACPI G0 - working state)
Soft-off/Standby
(ACPI G1 - sleeping state)
Order Number:315879-002
January 2007

Advertisement

Table of Contents
loading

Table of Contents