Summary Table Of Changes - Intel Xeon 5600 Series Specification Update

Summary Table of Changes

The table included in this section indicate the errata, Specification Changes,
Specification Clarifications, or Document Changes which apply to the Intel® Xeon®
Processor 5600 Series. Intel may fix some of the errata in a future stepping of the
component, and account for the other outstanding issues through documentation or
specification changes as noted.
Definitions are listed below for terminology used in the
Affected Stepping Column:
X: Errata exists in the stepping indicated. Specification Change or Specification
Clarification that applies to this stepping.
Blank: This erratum is fixed, or does not exist, in the listed stepping. Specification
Change does not apply to listed stepping.
Status Column:
No Fix: There are no plans to fix this erratum.
Plan Fix: This erratum may be fixed in a future stepping of the product.
Fixed: This erratum has been fixed.
A change bar to the left of the table row indicates this erratum is either new or has
been modified from the previous revision of this document.
A = Intel® Xeon® processor 7000 sequence
C = Intel® Celeron® processor
D = Intel® Xeon® processor 2.80 GHz
E = Intel® Pentium® III processor
F = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor
I = Intel® Xeon® processor 5000 series
J = 64-bit Intel® Xeon® processor MP with 1MB L2 cache
K = Mobile Intel® Pentium® III processor
L = Intel® Celeron® D processor
M = Mobile Intel® Celeron® processor
N = Intel® Pentium® 4 processor
O = Intel® Xeon® processor MP
P = Intel ® Xeon® processor
Q = Mobile Intel® Pentium® 4 processor supporting Intel® Hyper-Threading Technology
on 90-nm process technology
R = Intel® Pentium® 4 processor on 90 nm process
S = 64-bit Intel® Xeon® processor with 800 MHz system bus (1 MB and 2 MB L2 cache
versions)
Intel® Xeon® Processor 5600 Series
Specification Update, March 2010
Summary Tables below.
11