Intel ® Core i7 User Manual page 10

Qm57 express chipset
Hide thumbs Also See for Intel® Core i7:
Table of Contents

Advertisement

Term/Acronym
port. The Development kit has such a port and it is located on the rear of
the platform between the two USB connectors.
IMVP6.5
The Intel
Processor. It is a DC-DC converter module that supplies the required
voltage and current to a single processor.
Inter-Symbol
Inter-symbol interference is the effect of a previous signal (or transition)
Interference
on the interconnect delay. For example, when a signal is transmitted
down a line and the reflections due to the transition have not completely
dissipated, the following data transition launched onto the bus is affected.
ISI is dependent upon frequency, time delay of the line, and the reflection
coefficient at the driver and receiver. ISI may impact both timing and
signal integrity.
Mott Canyon IV
This Add-in Card enables Intel
Network
The network is the trace of a Printed Circuit Board (PCB) that completes
an electrical connection between two or more components.
Overshoot
The maximum voltage observed for a signal at the device pad, measured
with respect to VCC.
Pad
The electrical contact point of a semiconductor die to the package
substrate. A pad is only observable in simulations.
Pin
The contact point of a component package to the traces on a substrate,
such as the motherboard. Signal quality and timings may be measured at
the pin.
Power-Good
"Power-Good," "PWRGOOD," or "CPUPWRGOOD" (an active high signal)
indicates that all of the system power supplies and clocks are stable.
PWRGOOD should go active at a predetermined time after system
voltages are stable and should go inactive as soon as any of these
voltages fail their specifications.
Ringback
The voltage to which a signal changes after reaching its maximum
absolute value. Ringback may be caused by reflections, driver oscillations,
or other transmission line phenomena.
System Bus
The System Bus is the microprocessor bus of the processor.
Setup Window
The time between the beginning of Setup to Clock (TSU_MIN) and the
arrival of a valid clock edge. This window may be different for each type
of bus agent in the system.
Simultaneous
Simultaneous Switching Output (SSO) effects are differences in electrical
Switching Output
timing parameters and degradation in signal quality caused by multiple
signal outputs simultaneously switching voltage levels in the opposite
direction from a single signal or in the same direction. These are called
odd mode and even mode switching, respectively. This simultaneous
switching of multiple outputs creates higher current swings that may
cause additional propagation delay ("push-out") or a decrease in
propagation delay ("pull-in"). These SSO effects may impact the setup
and/or hold times and are not always taken into account by simulations.
System timing budgets should include margin for SSO effects.
Stub
The branch from the bus trunk terminating at the pad of an agent.
Trunk
The main connection, excluding interconnect branches, from one end.
System
A two-wire interface through which various system components may
Management Bus
communicate.
10
323094
Definition
®
Mobile Voltage Positioning specification for the Intel
®
High Definition Audio functionality
®
Core™ i5
Dev Kit Manual

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents