Intel 520J - Pentium 4 2.80GHz 800MHz 1MB Socket 775 CPU Datasheet page 61

Supporting hyper-threading technology
Table of Contents

Advertisement

Table 4-2. Numerical Land Assignment
Land
#
W3
W4
W5
W6
W7
W8
W23
W24
W25
W26
W27
W28
W29
W30
Y1
BOOTSELECT
Y2
Y3
RESERVED
Y4
Y5
Y6
Y7
Y8
Y23
Y24
Y25
Y26
Y27
Y28
Y29
Y30
AA2
AA3
AA4
AA5
AA6
AA7
AA8
AA23
AA24
AA25
AA26
Datasheet
Signal Buffer
Land Name
Type
TESTHI1
Power/Other
VSS
Power/Other
A16#
Source Synch
A18#
Source Synch
VSS
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
Power/Other
VSS
Power/Other
A20#
Source Synch
VSS
Power/Other
A19#
Source Synch
VSS
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
LL_ID1
Power/Other
VSS
Power/Other
A21#
Source Synch
A23#
Source Synch
VSS
Power/Other
VSS
Power/Other
VCC
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
Land Listing and Signal Descriptions
Table 4-2. Numerical Land Assignment
Land
Direction
Land Name
#
Input
AA27
AA28
Input/Output
AA29
Input/Output
AA30
AB1
AB2
AB3
MCERR#
AB4
AB5
AB6
AB7
AB8
AB23
AB24
Input
AB25
AB26
AB27
Input/Output
AB28
AB29
Input/Output
AB30
AC1
AC2
AC3
AC4
RESERVED
AC5
AC6
AC7
AC8
AC23
AC24
Output
AC25
AC26
Input/Output
AC27
Input/Output
AC28
AC29
AC30
AD1
AD2
AD3
AD4
AD5
ADSTB1#
Signal Buffer
Type
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
IERR#
Asynch GTL+
Common Clock Input/Output
A26#
Source Synch
A24#
Source Synch
A17#
Source Synch
VSS
Power/Other
VCC
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
VSS
Power/Other
TMS
TAP
DBR#
Power/Other
VSS
Power/Other
A25#
Source Synch
VSS
Power/Other
VSS
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
VCC
Power/Other
TDI
TAP
BPM2#
Common Clock Input/Output
BINIT#
Common Clock Input/Output
VSS
Power/Other
Source Synch
Direction
Output
Input/Output
Input/Output
Input/Output
Input
Output
Input/Output
Input
Input/Output
61

Advertisement

Table of Contents
loading

Table of Contents