Component_Name>Example Design; Component_Name>/Doc - Xilinx LogiCORE IP CAN 3.2 Getting Started Manual

<component_name>example design
The example design directory contains the example design files provided with the core.
Table 4-3: Example Design Directory
<component_name>/doc
The doc directory contains the PDF documentation provided with the core.
Table 4-4: Doc Directory
CAN Getting Started Guide
UG186 April 19, 2010
Name
<project_dir>/<component_name>/example_design
<component_name>_top.ucf
<component_name>_top.v[hd]
<component_name>.v
Back to Top
Name
<project_dir>/<component_name>/doc
can_ds265.pdf
can_gsg186.pdf
Back to Top
www.xilinx.com
Directory and File Contents
Description
Provides example constraints necessary for
processing the CAN core using the Xilinx
implementation tools.
The VHDL or Verilog top-level file for the
example design; it instantiates the CAN core.
Top-level file for the example design. Only
generated when Verilog design flow is
selected.
Description
CAN v3.2 Data Sheet
CAN v3.2 Getting Started Guide
19