Download Print this page

Intel 6 SERIES CHIPSET - SPECIFICATION UPDATE 01-2011 Specification page 11

Chipset
Hide thumbs Also See for 6 SERIES CHIPSET - SPECIFICATION UPDATE 01-2011:

Advertisement

PCH Device and Revision Identification
PCH Device and Revision ID Table (Sheet 3 of 3)
Device
Description
Function
PCI Express
D28:F7
Port 8
D25:F0
LAN
®
Intel
D22:F0
Interface #1
Intel ME
D22:F1
Interface #2
D22:F2
IDE-R
D22:F3
KT
NOTES:
1.
PCH contains two SATA controllers. The SATA Device ID is dependent upon which SATA mode is selected
by BIOS and what RAID capabilities exist in the SKU.
2.
The SATA RAID Controller Device ID is dependent upon the AIE bit setting (bit 7 of D31:F2:Offset 9Ch).
3.
SATA Controller 2 (D31:F5) is only visible when D31:F2 CC.SCC =01h
4.
LAN Device ID is loaded from EEPROM. If EEPROM contains either 0000h or FFFFh in the Device ID
location, then 1C33h is used. Refer to the appropriate Intel
datasheet for LAN Device IDs.
5.
This table shows the default PCI Express Function Number-to-Root Port mapping. Function numbers for
a given root port are assignable through the "Root Port Function Number and Hide for PCI Express Root
Ports" register (RCBA+0404h).
Specification Update
B2
Dev ID
Rev ID
1C1Eh
B4h
244Eh
B4h
2448h
B4h
4
1C33h
04h
ME
1C3Ah
04h
1C3Bh
04h
1C3Ch
04h
1C3Dh
04h
Comments
Desktop and Mobile (When D28:F0/F1/F2/F3/F4/F5/
F6/F7:ECh:bit 1 = 0)
Desktop (When D28:F0/F1/F2/F3/F4/F5/ F6/F7:ECh:bit
1 = 1)
Mobile (When D28:F0/F1/F2/F3/F4/F5/ F6/F7:ECh:bit 1
= 1)
®
GbE physical layer Transceiver (PHY)
11

Advertisement

loading

This manual is also suitable for:

6 series