Cpld Versions - Dell PowerSwitch S5048F-ON Firmware Update

Hide thumbs Also See for PowerSwitch S5048F-ON:
Table of Contents

Advertisement

MSS-A : Packed and running image ver are same
MSS-B update was done
MSS-A and MSS-B update is done
Packed SMF-FPGA ver 0x01
Running SMF-FPGA ver 0x01
SMF-FPGA : Packed and running versions are same
BIOS VERSION
PACKED BIOS VERSION : x.xx.x.x-x
BIOS update not required.

CPLD VERSIONS

CPLD1 : 0x10
CPLD2 : 0x10
CPLD3 : 0x10
CPLD4 : 0x10
PACKED CPLD VERSIONS
CPLD1 : 0x10
CPLD2 : 0x10
CPLD3 : 0x10
CPLD4 : 0x10
CPLD update not required.
0000:03:00.0 @04 0007
OOB-FPGA VERSION : x.x
OOB-FPGA VERSION PACKED : x.x
OOB-FPGA update not required.
done.
ONIE: Success: Firmware update URL: file://dev/sdb/onie-updater
ONIE: Success: Firmware update version: x.xx.x.x-x
ONIE: Calling update supplied reboot-cmd...
Power-cycling the system....
BIOS Boot Selector for <platform>
Primary BIOS Version x.xx.x.x-x
SMF Version: MSS x.x, FPGA x.x
Last POR=<x>, Reset Cause=<x>
POST Configuration
CPU Signature <x>
CPU FamilyID=<x>, Model=<x>, SteppingId=<x>, Processor=<x>
Microcode Revision <x>
Platform ID: <x>
PMG_CST_CFG_CTL: <x>
BBL_CR_CTL3: <x>
Misc EN: <x>
Gen PM Con1: <x>
Therm Status: <x>
POST Control=<x>, Status=<x>
BIOS initializations...
CPGC Memtest ................................ PASS
POST:
RTC Battery OK at last cold boot
RTC date MM/DD/YYYY HH:MM:SS
POST SPD test ............................... PASS
POST Lower DRAM Memory test
....
Perf cnt (curr,fixed): 0x50108FB98,0xA021236C0
POST Lower DRAM Memory test ................. PASS
POST Lower DRAM ECC check ................... PASS
DxE POST
10
: x.xx.x.x-x

Advertisement

Table of Contents
loading

Table of Contents