Eeprom Data Format - Texas Instruments DRA72 Series User Manual

Evm cpu board
Table of Contents

Advertisement

Hardware
3.23 Configuration EEPROM
The CPU board contains a EEPROM memory device for storing and retrieving configuration information.
The EEPROM provides 256Kb (or 32KBytes) of storage space, and is accessible through I2C. Device
location information is located in the
factory at the time of manufacturing, and should not be altered. Below is the configuration data format
within the EEPROM.
EEPROM device used: Catalyst Semiconductor CAT24C256WI-G
I2C Bus/Addr: I2C1,0x50
Data format of the EEPROM is provided in
EEPROM Field
ID.HEADER
ID.BOARD_NAME
ID.VERSION_MAJOR
ID.VERSION_MINOR
ID.CONFIG_OPTION
EMIF1_SIZE_BYTES
EMIF2_SIZE_BYTES
RESERVED
MAC_ADDR
(1)
If Bit 2 set to 0, all EEPROM data beyond is set to 0 (not defined or used). If set to 1, the mapping is per the table.
(2)
Prior to Rev C, Bytes [55:28] were reserved and set to 0x0.
For reference, a C-style coded structure is provided:
Struct EEPROM_ID_T
{
Unsigned long header;
Char board_name[16];
Unsigned short version_major;
Unsigned short version_minor;
Unsigned long config_option;
Unsigned long emif1_size_bytes;
Unsigned long emif2_size_bytes;
Char reserved[28];
} eeprom_id;
22
DRA72x EVM CPU Board User's Guide
Table
15. The configuration ID information is programmed by the
Table
Table 18. EEPROM Data Format
Byte Location
Value
[3:0]
0xAA5533EE
[19:4]
'DRA72x-TDA2Ex' (ascii)
[21:20]
0x3
[23:22]
0x0
[27:24]
0x1E
[31:28]
0x8000 0000
[35:32]
0x0000 0000
[55:36]
0x0
0x7F00
00.0E.99.zz.yy.xx
4
16
2
2
4
4
4
20
Copyright © 2016, Texas Instruments Incorporated
18.
Description
Fixed value at start of header ID.
Fixed value of 'J6ECOCPU' or 'DRA72x-TDA2Ex'
A = 0x1
B = 0x2
C = 0x3
0x0 for major revision
0x1-0x15 for others
Bit 6: 1 – EMIF2 ECC Supported, 0 – No
Bit 5: 1 – EMIF2 Supported, 0 – No
Bit 4: 1 – EMIF1 ECC Supported, 0 – No
Bit 3: 1 – EMIF1 Supported, 0 – No
Bit 2: 1 – Extended Memory EEPROM Cfg Support, 0 – No
Bit 1: 1 – MAC addr in EEPROM (default)
Bit 0: 0 - QSPI (default), 1 - NOR
Memory size for EMIF1 in bytes (unsigned long)
Memory size for EMIF2 in bytes (unsigned long)
(2)
Reserved
Optional MAC address
www.ti.com
(1)
(2)
(2)
SPRUIB9 – December 2016
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents