LG L240 Service Manual page 20

3.3.2 Block Description
The OMAPV1030 E-GPRS multimedia device is based on an OMAP3.4 platform that integrates:
- The MPU subsystem
- The DSP subsystem
- A system DMA
- A traffic controller providing:
- External memory interfaces with:
- A slow interface (EMIFS) to ROM, SRAM, FLASH memories
- A fast interface (EMIFF) to SDRAM memories
- Layer 3 (L3) interconnect made of two OCP target ports (OCP-T1 and OCP-T2) and one OCP
initiator port (OCP-I)
- Layer 4 (L4) interconnect made of two DSP peripheral busses (private DSP TIPB and shared DSP
TIPB) and two MPU peripheral busses (public MPU TIPB and private MPU TIPB)
- Clock management
- A set of processor peripherals:
- Three 32-bit timers, a 16-bit Watchdog timer, and an interrupt handler for the MPU
- Three 32-bit timers, a 16-bit Watchdog timer, and a 2nd-level interrupt handler for the DSP
- Test and debug interfaces (JTAG, Window Tracer)
- Trace capabilities: ETM9 and Ctools
The other OMAPV1030 modules or subsystems are connected to the OMAP3.4 platform through the
L3 and L4 interconnects.
Internal memory
subsystem
Secure RAM
boot ROM
eFUSE
External
USB interface
device
Memory
External
interfaces
memories
L 3interconnect
<Fig.7> OMAPV1030 Top-Level Architecture Overview
OMAP3.4 platform
MPU
subsystem
components
System DMA
Peripheral
subsystem
DSP
subsystem
L4interconnect External interface
- 21 -
3. Circuit Description
OMAPV1030
device
Test interfaces
System
Debug interfaces
Voltage regulator
Clock generator
Audio interfaces
Video interfaces
Bluetooth
Serial interfaces