Table of Contents
Advertisement
Pin No.
Pin Name
54
I-SUFFIX
55
NC
56
I-KEY3
57
NC
58
I-KEY1
59
I-AC_DET
60, 61
NC
62
I-HP_DET
63
NC
64
I-MIC_DET
65 to 67
NC
68
O-LED_STBY
69
O-CEC_TX_OUT
70 to 72
NC
73
O-FL_RST
74
O-FL_CE
O-SYSTEM
75
POWER_ON
76
O-SUBWOOFER_ON
77
O-MTK_POWER_ON
O-TOUCH_SEN-
78
SOR_RESET
I-TOUCH_SEN-
79
SOR_INT
80
O-BUZZER
81
I-RMC
82
I-ST_TUNED
83
I-WAKE_UP
84
O-FL_DATA
85
O-ST_CE
86
O-FL_CLK
87
O-ST_DATA
88
O-ST_CLK
89
SI/SO
90
RESET
91
XT2
92
XT1
93
FLMD0
94
X2
95
X1
96
REGC
97
VSS
98
EVSS0
99
VDD
100
EVDD
I/O
I
Destination setting terminal
-
Not used
I
Front panel key input terminal (Except DH50R: AEP/DH70SWR: AEP models only)
-
Not used
I
Front panel key input terminal
I
AC detection signal input terminal
-
Not used
I
Headphone connecting detection signal input terminal
-
Not used
I
Microphone connecting detection signal input terminal
-
Not used
O
LED drive signal output terminal for standby indicator
O
CEC data output to the HDMI OUT connector
-
Not used
O
Reset signal output to the fl uorescent indicator tube driver
O
Chip select signal output to the fl uorescent indicator tube driver
O
System power supply on/off control signal output terminal
O
Power supply on/off control signal output terminal for subwoofer
O
Power supply on/off control signal output terminal for servo DSP
O
Reset signal output to the touch panel block
I
Interrupt signal input from the touch panel block
O
Buzzer sound signal output terminal
I
SIRCS signal input from the remote control receiver
I
Tuned detection signal input from the tuner (FM/AM)
I
Wake-up signal input terminal
O
Serial data output to the fl uorescent indicator tube driver
O
Chip enable signal output to the tuner (FM/AM)
O
Serial data transfer clock signal output to the fl uorescent indicator tube driver
O
Serial data output to the tuner (FM/AM)
O
Serial data transfer clock signal output to the tuner (FM/AM)
I/O
Two-way data bus terminal for writing
System reset signal input from the reset signal generator
I
For several hundreds msec. after the power supply rises, "L" is input, then it change to "H"
O
Sub system clock signal output terminal (32.768 kHz)
I
Sub system clock signal input terminal (32.768 kHz)
I
Flash memory programming mode setting terminal
O
Main system clock signal output terminal (25 MHz)
I
Main system clock signal input terminal (25 MHz)
-
External capacitor connecting terminal of regulator output for internal operation
-
Ground terminal
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
HCD-DH50R/DH70SWR
Description
"H": headphone is connected
"L": microphone is connected
"L": LED on
"L": reset
"H": power on
"L": power on
"H": power on
"L": reset
"L": tuned
"L": reset
59
Hide quick links:
Advertisement
Table of Contents
