Instruction Set - Xilinx Virtex-4 ML461 User Manual

Memory interfaces
Table of Contents

Advertisement

Appendix B: LCD Interface

Instruction Set

Table B-7
Table B-7: Display Instructions
Instruction
Read display data
8-bit data specified by the column and page address can be read from the Display Data RAM. The column address is increased automatically,
thus data can be read continuously from the addressed page.
Write display data
8-bit data can be written into a RAM location specified by the column and page address. The column address is increased automatically, thus
data can be written continuously to the addressed page.
Read status
BUSY: Device is BUSY when internal operation or reset. (0=active, 1 =busy).
ADC: Indicates the relationship between RAM column address and segment driver.
ONOFF: Indicates display ON or OFF status.
RESETB: Indicates if initialization is in progress.
Display ON/OFF
Turn display ON or OFF. (1=ON, 0 = OFF)
Initial display line
Sets the line address of the display RAM to determine the initial line of the LCD display.
96
shows the instruction set for the LCD panel.
RS
RW
DB7
DB6
1
1
1
0
0
1
BUSY
ADC
0
0
1
0
0
0
0
1
ST5
ST4
ST3
0
0
0
0
0
0
..
..
..
1
1
1
1
1
1
www.xilinx.com
DB5
DB4
DB3
Read Data
Write Data
ONOFF
RESETB
0
1
0
1
ST5
ST4
ST3
ST2
ST1
ST0
0
0
0
0
0
1
..
..
..
1
1
0
1
1
1
Virtex-4 ML461 Development Board User Guide
UG079 (v1.1) September 5, 2007
R
DB2
DB1
DB0
0
0
0
1
1
DON
ST2
ST1
ST0
Line address 0
Line address 1
..
Line address 62
Line address 63

Advertisement

Table of Contents
loading

Table of Contents