National Instruments 6527 Series Programmer's Manual page 37

Register-level
Hide thumbs Also See for 6527 Series:
Table of Contents

Advertisement

initializing PCI local bus, 3-2 to 3-5
for Macintoshes, 3-4 to 3-5
for PCs, 3-2 to 3-4
PXI-6527 digital I/O device. See 6527 device.
R
registers. See also programming.
change notification registers
Change Status Register, 2-9
Falling-Edge Detection Registers
(Ports 0–2), 2-13
Master Interrupt Control Register,
2-10 to 2-11
register address map (table), 2-2
Rising-Edge Detection Registers
(Ports 0–2), 2-12
digital filtering registers
Filter Enables (Ports 0–2), 2-8
Filter Interval Registers, 2-7
register address map (table), 2-1
general operation registers, 1-2
Clear Register, 2-6
ID Register, 2-5
Input Registers (Ports 0–2), 2-3
Output Registers (Ports 3–5), 2-4
register address map (table), 2-1
register address map (table), 2-1 to 2-2
© National Instruments Corporation
Rise<7..0> bits, Rising-Edge Detection
Registers (Ports 0–2), 2-12
Rising-Edge Detection Registers
(Ports 0–2), 2-12
RisingEdgeIntEnable bit, Master Interrupt
Control Register, 2-10
S
system integration, by National
Instruments, A-1
T
technical support resources, A-1 to A-2
W
Web support from National Instruments, A-1
Worldwide technical support, A-2
I-3
6527 Register-Level Programmer Manual
Index

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pci-6527Pxi-6527

Table of Contents