Table of Contents
Advertisement
Running the Wizard
Overview
This section provides a step-by-step procedure for generating a Spartan
transceiver wrapper, implementing the core in hardware using the accompanying example
design, and simulating the core with the provided example test bench.
The example design covered in this section is a wrapper that configures a group of GTP
transceivers for use in a PCI EXPRESS
incorporating the wrapper in a design and for the expected behavior in operation.
The PCI EXPRESS example consists of the following components:
•
•
•
•
The Spartan-6 FPGA GTP Transceiver Wizard example design has been tested with XST
12.4 for synthesis and ModelSim 6.5c for simulation.
Figure 3-1
X-Ref Target - Figure 3-1
Spartan-6 FPGA GTP Transceiver Wizard v1.8
UG546 (v1.8) December 14, 2010
A single GTP transceiver wrapper implementing a four-lane PCI EXPRESS interface
using four GTP transceivers
A demonstration test bench to drive the example design in simulation
An example design providing clock signals and connecting an instance of the PCI
EXPRESS wrapper with modules to drive and monitor the wrapper in hardware,
including optional ChipScope™ Pro software support
Scripts to synthesize and simulate the example design
shows a block diagram of the default PCI EXPRESS example design.
Test Bench
www.xilinx.com
®
application. Guidelines are also given for
Example Design
PCIE Wrapper
GTP
Transceiver
Ports
PCIE Config
Parameters
Figure 3-1: Example Design
Chapter 3
®
-6 FPGA GTP
GTPA1_DUAL
Tile(s)
GSG546_03_01_021509
15
Advertisement
Table of Contents
