16M Sdram (Tsop)-7/8 (Sm: Ic402) - Denon DCD-1500AE Service Manual

Super audio cd player
Hide thumbs Also See for DCD-1500AE:
Table of Contents

Advertisement

16M SDRAM (TSOP)-7/8 (SM: IC402)

(EM636165ST-7)
16M SDRAM (TSOP)-8 (DM: IC103, 104)
K4S161622D-TC80
W981616AH-8
Terminal Function
Pin No.
Pin Name
1
V
Power Supply/Ground
DD
2
DQ
Data Input/Output
0
3
DQ
Data Input/Output
1
4
V
Data Output Power/Ground
SSQ
5
DQ
Data Input/Output
2
6
DQ
Data Input/Output
3
7
V
Data Output Power/Ground
DDQ
8
DQ
Data Input/Output
4
9
DQ
Data Input/Output
5
10
V
Data Output Power/Ground
SSQ
11
DQ
Data Input/Output
6
12
DQ
Data Input/Output
7
13
V
Data Output Power/Ground
DDQ
14
L DQM
Data Input/Output Mask
15
WE
Write Enable
16
CAS
Column Address Strobe
17
RAS
Row Address Strobe
18
CS
Chip Select
19
BA
Bank Select Address
20
A
/AP
Address
10
21
A
Address
0
22
A
Address
1
23
A
Address
2
24
A
Address
3
25
V
Power Supply/Ground
DD
26
V
Power Supply/Ground
SS
27
A
Address
4
28
A
Address
5
29
A
Address
6
30
A
Address
7
31
A
Address
8
32
A
Address
9
33
N. C
No Connection
34
CKE
Clock Enable
35
CLK
System Clock
36
U DQM
Data Input/Output Mask
37
N. C/RFU
NC/Reserved
38
V
Data Output Power/Ground
DDQ
39
DQ
Data Input/Output
8
40
DQ
Data Input/Output
9
41
V
Data Output Power/Ground
SSQ
42
DQ
Data Input/Output
10
43
DQ
Data Input/Output
11
44
V
Data Output Power/Ground
DDQ
45
DQ
Data Input/Output
12
46
DQ
Data Input/Output
13
47
V
Data Output Power/Ground
SSQ
48
DQ
Data Input/Output
14
49
DQ
Data Input/Output
15
50
V
Power Supply/Ground
SS
Symbol
Power and ground for the input buffer and the core logic
Data input/output are mutiplexed on the same pin
Data input/output are mutiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are mutiplexed on the same pin
Data input/output are mutiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are mutiplexed on the same pin
Data input/output are mutiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are multiplexed on the same pin
Data input/output are multiplexed on the same pin
Isolated power supply and ground for the output buffer
Blocks data input when active
Enables write operation and row precharge
Latches column address on the positive going edge of the CLK at low
Latches row address on the positive going edge of the CLK at low
Disables or enables device operation by masking or enabling all
inputs except CLK, CKE, and LDQM
Selects bank to be activated during row address latch time
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Power and ground for the input buffer and the core logic
Power and ground for the input buffer and the core logic
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
Row/column addresses are multiplexed on the same pin
No connect pin
Masks system clock to freeze operation from the next clock cycle
Active on the positive going edge to sample all inputs
Blocks data input when active
No connect pin
Isolated power supply and ground for the output buffer
Data input/output are multiplexed on the same pin
Data input/output are multiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are multiplexed on the same pin
Data input/output are multiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are multiplexed on the same pin
Data input/output are multiplexed on the same pin
Isolated power supply and ground for the output buffer
Data input/output are multiplexed on the same pin
Data input/output are multiplexed on the same pin
Power and ground for the input buffer and the core logic
Function
38
DCD-1500AE

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents