Ladder Instructions - Omron SYSMAC CV Series Operation Manual

Ladder diagrams
Hide thumbs Also See for SYSMAC CV Series:
Table of Contents

Advertisement

Basic Ladder Diagrams

4-3-3 Ladder Instructions

Also, if an instruction requires only a single bit operand (with no definer), the bit
operand is also placed on the same line as the instruction. The rest of the words
required by an instruction contain the operands that specify what data is to be
used. All other instructions are written with the instruction on the first line fol-
lowed by the operands one to a line. An example of mnemonic code is shown
below. The instructions used in it are described later in the manual. When input-
ting programs in mnemonic form from the CVSS, most operands are separated
only by spaces. Refer to the CVSS Operation Manuals for details.
Address Instruction Operands
00000
LD
000000
00001
AND
000001
00002
OR
000002
00003
LD NOT
000100
00004
AND
000101
00005
AND LD
000102
00006
MOV(030)
0000
D00000
00007
CMP(020)
D00000
0000
00008
LD
025505
00009
OUT
000501
00010
MOV(030)
D00000
D00500
00011
DIFU(013)
000502
00012
AND
000005
00013
OUT
000503
The address and instruction columns of the mnemonic code table are filled in for
the instruction word only. For all other lines, the left two columns are left blank. If
the instruction requires no definer or bit operand, the operand column is left
blank for first line. It is a good idea to cross through any blank data column
spaces (for all instruction words that do not require data) so that the data column
can be quickly scanned to see if any addresses have been left out.
When programming, addresses are automatically displayed and do not have to
be input unless for some reason a different location is desired for the instruction.
When converting to mnemonic code, it is best to start at Program Memory ad-
dress 00000 unless there is a specific reason for starting elsewhere.
The ladder instructions are those instructions that correspond to the conditions
on the ladder diagram. Ladder instructions, either independently or in combina-
tion with the logic block instructions described later, form the execution condi-
tions upon which the execution of all other instructions are based.
Section 4-3
77

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cv2000Cvm1Cv500Cv1000

Table of Contents