Slau467D – November 2012 – Revised February - Texas Instruments ADS42JB46 User Manual

Introduction
1 Input and Output Connectors and Jumper Descriptions of the ADS42JBxxEVM
2 ADC device ini file selection in HSDC Pro
3 ADC Controls Window Descriptions
Trademarks
Microsoft, Windows are registered trademarks of Microsoft Corporation.
All other trademarks are the property of their respective owners.
1 Introduction
1.1 Overview
The ADS42JBxxEVM is an evaluation module (EVM) used to evaluate Texas Instruments' ADS42JBxx
ADC. The ADS42JB49 (14-bit) and ADS42JB69 (16-bit) are low-power, 250-MSPS analog-to-digital
converter (ADC) with a buffered analog input and outputs featuring a JESD204B interface. The
ADS42JB46 (14-bit) is a low power 160-MSPS ADC version of the same family of ADC's. The EVM has
transformer-coupled analog inputs accommodating a wide range of signal sources and frequencies. The
onboard LMK04828 provides an ultra-low jitter and phase-noise ADC sample clock along with system
reference clocks (SYSREF) for the ADC and the mating FPGA capture board (TSW14J5xEVM), for a
complete JESD204B subclass 1 clocking solution.
The ADS42JBxx and LMK04828 are controlled through an easy-to-use software GUI enabling quick
configuration for a variety of modes.
The TSW14J5xEVM is an FPGA-based data capture platform that mates with the ADS42JBxxEVM across
an FMC connector. Sampled data from the ADS42JBxx EVM is captured by the FPGA and stored in
external DDR3 memory. The HSDC Pro software interface is available for reading and displaying the
stored ADC samples in both frequency and time domains.
2
ADS42JB46, ADS42JB49, and ADS42JB69 Evaluation Module
List of Tables
...............................................................................
.....................................................................................
Copyright © 2012–2017, Texas Instruments Incorporated
...................................
SLAU467D – November 2012 – Revised February 2017
Submit Documentation Feedback
www.ti.com
4
7
11