B.42.6 Jtag Target Connector - Texas Instruments MSP430 User Manual

MSP-FET

B.42.6 JTAG Target Connector

Figure B-93 shows the pinout of the JTAG connector.
Pin
1 TDO/TDI
2 VCC_TOOL
3 TDI/VPP
4 VCC_TARGET
5 TMS
6 N/C
7 TCK
8 TEST/VPP
9 GND
10 UART_CTS/SPI_CLK/I2C_SCL
11 RST
12 UART_TXD/SPI_SOMI/I2C_SDA
13 UART_RTS
14 UART_RXD/SPI_SIMO
174
Hardware
Figure B-93. JTAG Connector Pinout
Table B-47. JTAG Connector Pin State by Operating Mode
Name After Power-Up
Hi-Z, pulled up to 3.3 V In, TDO
3.3 V
Hi-Z, pulled up to 3.3 V Out, TDI
In, external V
Hi-Z, pulled up to 3.3 V Out, TMS
N/C
Hi-Z, pulled up to 3.3 V Out, TCK
Out, Gnd
Ground
Hi-Z, pulled up to 3.3 V
Out, V
CC
Hi-Z, pulled up to 3.3 V In, Target UART TXD output
Hi-Z, pulled up to 3.3 V
Hi-Z, pulled up to 3.3 V Out, Target UART RXD input
Copyright © 2009–2016, Texas Instruments Incorporated
When JTAG Protocol is
Selected
V
CC
sense In, external V sense
CC CC
N/C
Out, TEST
Ground
Out, Target UART Clear-To-
Send Handshake input
Out, RST
In, Target UART Ready-to-
Send Handshake output
SLAU278Y – May 2009 – Revised March 2016
www.ti.com
When Spy-Bi-Wire Protocol
is Selected
In and Out, SBWTDIO
V
CC
Hi-Z, pulled up to V
CC
In, external V sense
CC
Hi-Z, pulled up to V
CC
N/C
Out, SBWTCK
Hi-Z, pulled up to V
CC
Ground
Out, Target UART Clear-To-
Send Handshake input
Out
In, Target UART TXD output
In, Target UART Ready-to-
Send Handshake output
Out, Target UART RXD input
Submit Documentation Feedback