Circuit Diagram (Top Board 4/4) - Roland R-09 Service Notes

24bit wave/mp3 recorder
Hide thumbs Also See for R-09:
Table of Contents

Advertisement

Apr. 2006

Circuit Diagram (TOP BOARD 4/4)

fig.diagram-top-4@L
C1
SY8-@MZ4-RA
47u
C16
0.1u
C18
0.1u
C20
0.1u
D
C3
C4
C5
C22
0.1u
100p
100p
100p
C24
0.1u
C26
0.1u
C30
0.1u
C32
0.1u
C34
0.1u
C36
0.1u
C40
0.1u
C42
0.1u
D
IC1
R128
22
D10
XOLED_CS
S25
R129
22
B10
OLED_SCLK
S24
R130
22
A11
OLED_SDIN
S23
R131
22
C9
XOLED_CMD/DAT A
S22
A10
OPT_DET
S21
A9
XCORE_SPEEDUP
S20
R132
22
E8
SDC_DATA 3
S15
R133
22
C8
SDC_DATA 0
S14
R134
22
E9
SDC_DATA 2
S13
R135
22
A7
SDC_DATA 1
S12
D8
S11
R3
22
D7
SDC_CMD
+
S10
D 3. 3
R5
22
SDC_CLK
SCLK
R6
22
B5
SCLK
CLKR0
AD
D6
AD
DR0
R8
LRCK
A5
LRCK
FSR0
10k
R9
R7
0
C6
CLKX0
10k
DA
R10
22
E7
DA
DX0
R11
0
B6
FSX0
SCL
H14
SCL
SCL
SDA
H13
SDA
SDA
F5
CLKOUT
F1
X1
CLOCK12M
F2
X2/CLKIN
B4
TIN/TOUT0
R14
B12
RTCINX2
0
A12
RTCINX1
D+1.6
D
C12
RCVDD
L5
181
BLM18PG@
A13
RDVDD
A14
RDVDD
C51
0.1u
B13
RDVDD
D
R17
22
D1
SW_SELB
GPIO7
R18
22
C4
SW_SELA
GPIO6
R20
22
D5
POWER_SW_DET
GPIO5
A3
XADP_SENS
GPIO4
B3
PEAK_LED
GPIO3
E2
XIMIC_BIAS
GPIO2
E1
XEMIC_BIAS
GPIO1
F3
XSD_POWER
GPIO0
SDRAM_CKE
E14
XF
AVDD+3.3V
R21
0
D14
SW_AD1
AIN0
R22
0
D13
SW_AD2
AIN1
R23
0
D12
SW_AD3
AIN2
R24
0
E11
SW_AD4
D 3. 3
+
AIN3
BLM18PG@
C14
AVDD
C62
C63
L7
181
NIU
NIU
C66
C64
C65
R28
0.1u
NIU
NIU
0
B14
AVSS
C13
+
AVSS
D 3. 3
D
F10
ADVDD
L8
181
BLM18PG@
C68
0.1u
R29
0
E12
ADVSS
D
DBG_TCK
J13
TCK
DBG_TDI
K14
TDI
DBG_TDO
K13
TDO
DBG_TMS
J14
TMS
XDBG_TRST
J12
TRST
EMU0
K11
EMU0
EMU1
K12
EMU1/OFF
R32
1k
H12
XRESET
RESET
C70
NIU
D
+
R111
D 3. 3
100k
EMU0
EMU1
R112
100k
D 3. 3
+
X1
4
1
VDD
EN/DIS
C140
0.1u
2
3
CLOCK12M
GND
OUT
R13
47
KC3225A-C3@
D
34
+
D 3. 3
D+1.6
BLM18PG@
BLM18PG@
L2
181
SY8-@MZ4-RA
L1
181
C2
47u
C8
0.1u
C15
0.1u
C17
0.1u
C19
0.1u
C21
0.1u
C23
0.1u
C9
C10
C11
C25
0.1u
100p
100p
100p
C27
0.1u
C35
0.1u
C37
0.1u
C41
0.1u
C43
0.1u
D
BLM18PG@
+
L3
181
D 3. 3
C44
0.1u
D2
USBVDD
R1
D4
10k
R2
DP
D3
10k
DN
C1
PU
L4
181
D+1.6
G11
D
USBPLLVD D
C45
R4
0.1u
G12
0
USBPLLVS S
G3
D
4
5
A20
H3
3
6
A19
K1
2
7
RA4
A18
P5
1
8
47
A17
P7
1
8
A16
RA6
M8
2
7
A15
47
K9
3
6
A14
N3
4
5
A13
P3
4
5
A12
L4
3
6
RA8
A11
47
N4
2
7
A10
P4
1
8
A9
L5
1
8
A8
N5
2
7
RA10
A7
L6
3
6
47
A6
M6
4
5
A5
P6
1
8
A4
RA11
K6
2
7
A3
47
K7
3
6
A2
M7
4
5
A1
L7
A0
H11
A0DASH
D15
D15
L13
1
8
D15
RA12
D14
D14
L12
2
7
D14
L11
3
6
47
D13
D13
D13
M14
4
5
D12
D12
D12
D11
D11
N12
1
8
D11
RA14
D10
D10
P12
2
7
D10
47
D9
D9
L10
3
6
D9
N11
4
5
D8
D8
D8
P11
1
8
D7
D7
D7
M10
2
7
RA15
D6
D6
D6
47
D5
D5
P10
3
6
D5
D4
D4
L9
4
5
D4
D3
D3
M9
1
8
D3
RA17
D2
D2
P9
2
7
D2
K8
3
6
47
D1
D1
D1
L8
4
5
D0
D0
D0
EXB28V@JX
L6
100
R25
22
SDRAM_CLK
L2
C14
M2
R26
22
SDRAM_A10
C13
L3
R27
22
XSDRAM_WE
C12
K3
R121
22
XSDRAM_CAS
C11
R122
22
XSDRAM_RAS
M1
C10
R123
22
XMEM_BE1
K2
C9
R124
22
XMEM_BE0
J4
C8
J3
XMEM_CE3
C7
J1
XMEM_CE2
C6
H5
XMEM_CE1
C5
XMEM_CE0
H4
C4
XMEM_RDY
H1
C3
R125
22
XMEM_WE
G4
C2
XMEM_WE
G2
R126
22
XMEM_OE
C1
G5
R127
22
XMEM_RE
C0
XMEM_RE
F12
INT4
F14
INT3
G10
INT2
XINT_RTC
G13
INT1
XINT_USB
G14
INT0
C3
NC
E10
NC
+
D 3. 3
TMS320VC5509AZHH
R38
R149
R151
100k
100k
100k
R148
R150
100k
100k
D
CLOCK12M
D
A[1..20]
IC2
A12
35
53
RA3
A11
DQ15
SDRAM_A10
22
51
A10/AP
DQ14
A20
A10
34
50
A9
DQ13
A18
A9
33
48
A8
DQ12
A19
A8
32
47
RA5
A7
DQ11
A11
A7
31
45
A6
DQ10
A15
A6
30
44
A5
DQ9
A14
A5
29
42
A4
DQ8
A16
A4
RA7
26
13
A3
DQ7
A1
A3
25
11
A2
DQ6
A13
A2
24
10
A1
DQ5
A12
A1
23
8
A0
DQ4
A10
RA9
7
DQ3
A9
5
DQ2
A8
XMEM_CE2
19
4
CS
DQ1
A7
XSDRAM_RAS
18
2
RAS
DQ0
A6
XSDRAM_CAS
17
CAS
A5
XSDRAM_WE
16
WE
A2
A14
21
1
BA1
VDD
A3
A13
20
14
BA0
VDD
A4
XMEM_BE1
39
27
UDQM
VDD
A17
XMEM_BE0
15
LQDM
3
VDDQ
40
9
+
NC/RFU
VDDQ
D 3. 3
36
43
NC
VDDQ
49
VDDQ
SDRAM_CKE
1
8
37
CKE
RA35
SDRAM_CLK
2
7
38
CLK
3
6
10k
4
5
6
VSSQ
R19
1
8
12
VSSQ
RA36
2
7
46
VSSQ
10k
NIU
3
6
52
VSSQ
4
5
C52
1
8
28
0.1u
VSS
2
7
RA37
41
C55
VSS
10k
C61
0.1u
3
6
54
VSS
NIU
4
5
1
8
D
K4S641632H-TC75
D
RA38
2
7
3
6
10k
4
5
D[0..15]
ECJ0EB@
C67
R31
100k
ECJ0EB@
D6
+
+
D 3. 3
D 3. 3
R30
C69
D5
100k
0.1u
D4
IC5A
D3
TC7W139FU
D2
D1
D
XMEM_CE0
D0
2
3
B
Y3
A20
1
5
A
Y2
6
1
Y1
7
4
Y0
2
IC6
XMEM_WE
TC7S02FU
D
XCS_USB
R106
1k
XRESET
C135
1000p
D
D 3. 3
+
BLM18PG@
L19
181
C74
IC5B
0.1u
D
TC7W139FU
D
A[1..20]
IC3
1
8
D15
A20
D4
G6
A19
DQ15/A-1
D14
A19
2
7
C3
F5
A18
DQ14
22
D13
A18
3
6
B2
G5
A17
DQ13
EXB28V@JX
D12
A17
4
5
E6
F4
A16
DQ12
1
8
D11
A16
D6
G3
A15
DQ11
2
7
D10
A15
C6
F3
A14
DQ10
D9
A14
3
6
A6
G2
A13
DQ9
EXB28V@JX
D8
A13
4
5
B6
F2
A12
DQ8
22
D7
A12
1
8
D5
E5
A11
DQ7
D6
A11
2
7
C5
H5
A10
DQ6
3
6
D5
A10
A5
E4
A9
DQ5
4
5
EXB28V@JX
D4
A9
B5
H4
A8
DQ4
22
D3
A8
1
8
A2
H3
A7
DQ3
D2
A7
2
7
C2
E3
A6
DQ2
D1
A6
3
6
D2
H2
A5
DQ1
4
5
EXB28V@JX
D0
A5
B1
E2
A4
DQ0
22
A4
A1
A3
A3
C1
A2
A2
D1
B3
A1
NC
A1
E1
C4
A0
NC
D3
NC
XMEM_CE1
F1
G4
+
+
CE
VCC
D 3. 3
D 3. 3
XMEM_WE
A4
WE
XMEM_OE
G1
OE
XMEM_RDY
A3
RY/BY
F6
H1
BYTE
VSS
R16
1k
B4
H6
XRESET
RESET
VSS
C59
S29AL016D70BFI020@
10
C48
GRM31@
C60
0.1u
1000p
ECJ0EB@
C54
D
0.1u
D
C58
C53
0.1u
0.1u
ECJ0EB@
C56
C57
0.1u
0.1u
D 3. 3
+
0.1u
D
XSDRAM_CAS
XSDRAM_RAS
18
19
D8
Q8
XMEM_BE1
17
16
D7
Q7
PW_E
14
15
XMEM_BE0
D6
Q6
REC_LED
13
12
D5
Q5
48X44_SEL
8
9
XMEM_RDY
XOLED_RST
D4
Q4
XMEM_CE2
7
6
XUSB_RST
D3
Q3
XMEM_CE1
4
5
XCODEC_RST
D2
Q2
XMEM_CE0
3
2
D1
Q1
XDT_RST
1
CLR
11
CK
IC4
XSDRAM_WE
TC74VHC273FT
XMEM_WE
XMEM_OE
XMEM_RE
D
XMEM_CE3
XIMIC_BIAS
XEMIC_BIAS
SDRAM_CKE
SCLK
LRCK
AD
PEAK_LED
*NOTE : "NIU" means "Not In Use"
R-09
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D 3. 3
+
C50
10
D
C49
0.1u
ECJ0EB@
D[0..15]
+
D 3. 3
R136
100k
R137
100k
R138
100k
R139
100k
R140
100k
R141
100k
R142
100k
R143
100k
R144
100k
R145
100k
R146
100k
R147
100k
R36
NIU
R107
100k
R108
100k
R37
100k
R39
100k
R40
100k
R41
100k
R42
100k
D
35

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents