Only For Training And Service Purposes - LG GM310 Service Manual

Hide thumbs Also See for GM310:
Table of Contents

Advertisement

GSM and EDGE. An analog I/Q baseband interface is provided. The HSCSD and GPRS/EDGE
capable synthesizer is fully integrated, including all RF oscillators. A reference oscillator buffer
amplifier with three outputs is provided to simplify clock distribution. A three wire bus interface is used
for control and programming. SMARTi3G is a triple-band W-CDMA transceiver for voice and high
speed data applications. SMARTi3G features a direct conversion receiver and a direct modulation
transmitter. Analog I/Q baseband interfaces are supported. A three wire bus interface is provided for
control and programming. A second three wire bus may optionally be used for fast control of the
receiver programmable gain amplifier. Fractional-N PLL RF synthesizers including separate TX and
RX VCOs are fully integrated. Programmable logic outputs are provided to control external low noise
amplifiers, power amplifiers, and antenna switches. To avoid interference between the 2.5G and 3G
transceivers, simultaneous operation of SMARTiPM and SMARTi3G is not permitted.
Copyright © 2009 LG Electronics. Inc. All right reserved.

Only for training and service purposes

SMARTi 3G
1.71...2.95V Supply
Internal
1.5V
1.5V Supply
LDO
2.7...2.95V Supply
I
RXI/RXIX
Q
RXQ/RXQX
ENPGC
DATAPGC
CLKPGC
Frac-PLL
3-wire bus
RX PGC
LF
VCO
FSYSIN_3G
FSYS
LF
VCO
EN / DATA / CLK
3-wire bus
Frac-PLL
TXI/TXIX
TXQ/TXQX
MASTERON
LD
TXHSMODE
TXEN
TX gain
control
TXGC
SMARTi PM
I/IX
2
Q/QX
2
Bias
3W bus
sequencing
EN_PM
DATA_PM
CLK_PM
Q
NI.NF
d/dt
ADC
MOD
cordic
2
I/Q
Sigma-Delta
=>
MASH Modulator
I
R/φ
ADC
2
Dig
PGA
FSYSIN_P M
Ramp
.125dB
26 MHz
fast
fast
CP
PFD
FSYSOUT1
multi modulus divider
Timing
FSYSOUT2
&
Measure
OLG
FSYSOUT3
ment
adjust
on chip
loop filter
1.4...1.6V Supply
2.7...2.95V Supply
[Figure 4.1-2] RF Functional Block Diagram
4. RF Circuit Technical Brief
GM310f service manual
o
0
:4
90
o
0
o
:2
90
o
0
o
:2
90
o
o
0
:2
90
o
0
o
:4
90
o
÷
4
÷2
PGA
1dB
DAC
÷
PGA
4
6dB
÷2
VCO
control
Bias DAC
V CO-LDO
Integrated
3.8GHz V CO
VCO_RC
S
- 51 -
RXINL/RXINLX
869-960 (band V/VI/VIII)
RXINH/RXINHX
2110-2170 MHz (band I)
RXINM/RXINMX
1930-1990 MHz (band II/III)
RXBAND1
RXBAND2
RXBAND3
TXOUTM/TXOUTMX
1850-1910 MHz
(band II/III)
TXOUTH/TXOUTHX
1920-1980 MHz
(band I)
TXOUTL/TXOUTLX
824-915 MHz
(band V/V I/VIII)
TXBAND1
TXBAND2
TXBAND3
RX1/RX1X 850MHz
RX2/RX2X 900MHz
RX3/RX3X 1800MHz
RX4/RX4X 1900MHz
TX1 850/900MHz
TX2 1800/1900MHz
VBIAS
G
S
LGE Internal Use Only

Advertisement

Table of Contents
loading

Table of Contents