Cpu Configuration - ECS A75F-M2 User Manual

34

CPU Configuration

Scroll to this item and press <Enter> to view the following screen:
Main
CPU Configuration
Node0: AMD Engineering Sample
Max Speed: 2133 MHZ
Microcode Patch Level: 300000f
--------- Cache per Core ---------
L1 Instruction Cache: 64 KB/2-way
L1 Data Cache: 64KB/2-way
L2 Cache: 1024KB/16-way
No L3 Cache Present
C6 Mode
CPB Mode
AMD C&Q
SB Spread Spectrum
Max Speed (2133 MHz)
This item shows the maximum & intended speed of the CPU.
Microcode Patch Level (300000f)
This item shows the Microcode revision.
L1 Instruction Cache (64KB/2-way)
This item shows CPU L1 Cache.
L1 Data Cache (64KB/2-way)
This item shows CPU L1 Cache.
L2 Cache (1024KB/16-way)
This item shows CPU L2 Cache.
No L3 Cache Present
This item shows CPU L3 Cache.
C6Mode (Enabled)
This item enables or disables the C6 mode.
CPB Mode (Auto)
This item is used to set the CPB mode.
AMD C&Q (Enabled)
This item enables or disables the CPU C&Q Function.
SB Spread Spectrum (Enabled)
This item enables or disables the SB Clock Spread Spectrum.
Press <Esc> to return to the Advanced Menu page.
Advanced Chipset
Intended Speed: 2133 MHZ
Enabled
Auto
Enabled
Enabled
M.I.B III Boot
Intended Speed (2133 MHz)
Using BIOS
Security Exit
Disabled for Windows XP
: Select Screen
/Click: Select Item
Enter/Dbl Click : Select
+/- : Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC/Right Click: Exit