Sony HCD-DZ830W Service Manual page 82

HCD-DZ830W/DZ850KW
Ver. 1.1
QQ
3 7 63 1515 0
MAIN BOARD IC501 M30626MHP-A68FPU0 (SYSTEM CONTROLLER)
Pin No. Pin Name
DAMP_SCD/
1
DIAT_SDATA/DIR_DIN
DAMP_SHIFT/
2
DIAT_SCLK/DIR_CLK
3 CEC_RX_IN
4 SIRCS_IN
5 DSP_MOSI
6 DSP_MISO
7 DSP_SPICLK
8 BYTE
9 CNVSS
10, 11 EN_A, EN_B
12 RESET
13 XOUT
14 VSS
15 XIN
16 VCC
17 NMI
18 DIR_ZERO
19 DIR_CSFLAG
20 AC_CUT
TE
L 13942296513
21 FL_CLK/LED_CLK
22 CEC_TX_OUT
23 DIAT_CSOD
24 FL_D_OUT/LED_DATA
25 NO USE
26 MIC_GAIN
27 CDM_OPEN_SW
28 DC_CONT
29 CLINK_RX_IN
30 CLINK_TX_OUT
31 DVD_SID
32 DVD_SOD
33 DVD_SCO
34 DVD_XIFBUSY
35 MIC_DET_OUT
36 KARAOKE_MODE
37 DVD XIFCS
38 MTK RST
39 P_CONT1
40 P_CONT2
41 P_CONT3
www
42 DRIVE_RST(EN)
43 DRIVE_OCP(DIAG)
44 OVERFLOW1
.
45 OVERFLOW2
46 CE
47 DAMP_LATCH1
82
http://www.xiaoyu163.com
I/O
O DAMP processor data output, DIAT serial data output, DIR data output
O DAMP processor clock output, DIAT serial clock output, DIR clock output
I CEC Data input
I Sircs input
O DSP data output
I DSP data input
O DSP clock output
I External data bus (Ground terminal)
I Change processor mode (Fixed to "L")
I Volume control for ENCODER
I System reset signal input
O Crystal output for main clock (5MHz)
— Ground terminal
I Crystal input for main clock (5MHz)
— Power supply (BUP+3.3V)
I Not used (Fixed to "H" (BUP+3.3V))
I DIR ZERO data detect input
I DIR CSFLAG input
I AC-CUT detect input
O FL and LED driver clock output
O CEC data output
I DIAT CSOD signal input
O FL and LED driver data output
— Not used (Open)
O MIC gain control
I CDM open switch input
O A.CAL MIC DC control output
I C-Link data input (Except E32, MX) / Not used (E32, MX)
O C-Link data output (Except E32, MX) / Not used (E32, MX)
O Media Tek data out / Flash write TXD1
I Media Tek data in / Flash write RXD1
I Media Tek clock in / Flash write CLK1
O Media Tek busy request / Flash write RTS1
O MIC detect status out to Media Tek (DZ850KW) / Not used (DZ830W)
I KARAOKE mode information from Media Tek (DZ850KW) / Not used (DZ830W)
I Media Tek chip select
O Media Tek reset
O Control for power supply 1
O Control for power supply 2
O Control for power supply 3
O DAMP driver reset
x I ao DAMP driver shut down u163
y
I DAMP processor F/C/S over flow detect
i
I DAMP processor SW over flow detect
I Not used (Fixed to "H" (E3.3V))
O DAMP processor latch1
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3 6 7 1 3 1 5
co
.
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9