Sony HTC-V5550 Service Manual page 45

QQ
3 7 63 1515 0
Pin No. Pin Name
72 RREF
73 VREF
74 AVDD-DAC
75 C-OUT
76 AGND-DAC
77 CLK-SEL0
78 CLK-SEL1
79 CLK-SEL2
80 VSS
81 RESERVED
82 VDD3
83 DA-EMP
84 RESERVED
85 AGND-PLL
86 DA-XCLK
87 AVDD-PLL
88 PGIO4
89 PGIO5
90 PGIO6
91 PGIO0
92 PGIO8
TE
L 13942296513
PGIO2/VSYNC/
93
CSYNC
94 AVDD-PLL
95 TO 97 NC
98 AGND-PLL
99 VSS
100 NC
101 PGIO3/HSYNC
102 VDD3
103 PGIO1/VCK-OUT
104 VSS
105 GCKI
106 VCK-IN
107 GCKOUT/DA-EMP
108 DA-LRCK
109 VDDMAX-OUT
110 DA-DATA
111 DA-BCK
112 HD-OUT
113 HRDY
114 HINT
115 CDG-SCK
116 VSS
www
117 HCK
118 VDD3
119 HD-IN
.
http://www.xiaoyu163.com
I/O
I Fix the video signal output level control
O Reference voltage (+1.235V) output terminal
— Power supply terminal (+3.3V) (for D/A converter)
O Chrominance video signal output terminal
—
Ground terminal (for D/A converter)
I GCK (pin ) selection terminal "L": external clock, "H": internal clock (fixed at "H")
105
I DA-XCLK (pin*§) selection (1) terminal Fixed at "H" in this set
I DA-XCLK (pin*§) selection (2) terminal Fixed at "H" in this set
— Ground terminal
I
Selection the operation clock 42.336 MHz (fixed at "L")
— Power supply terminal (+3.3V)
— Not used (open)
— Not used (open)
— Ground terminal (for PLL system)
I Main reference clock signal (16.9344 MHz=384fs) from the D/A converter (IC509)
— Power supply terminal (+3.3V) (for PLL system)
—
—
— Not used (open)
—
—
O Vertical synchronized signal output to the CD mechanism controller (IC502)
— Power supply terminal (+3.3V) (for PLL system)
— Not used (open)
— Ground terminal (for PLL system)
—
Ground terminal
— Not used (open)
— Not used (open)
— Power supply terminal (+3.3V)
— Not used (open)
— Ground terminal
— Not used (open)
I Main clock for video signal processor input from the D/A converter (IC509)
— Not used (open)
O Digital audio L/R sampling clock signal (44.1 kHz) output to the D/A converter (IC509)
O
Fix the maximum output voltage (+5V) certain output terminal
O Digital audio data output to the D/A converter (IC509)
O Digital audio bit clock signal (2.8224 MHz) output to the D/A converter (IC509)
O Serial data output to the CD mechanism controller (IC502)
O Ready signal output to the CD mechanism controller (IC502)
O
Interrupt request signal output to the CD mechanism controller (IC502)
— Not used (open)
— Ground terminal
I Serial data transfer clock signal input from the CD mechanism controller (IC502)
x ao u163
y
— Power supply terminal (+3.3V)
I Serial data input from the CD mechanism controller (IC502)
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3 6 7 1 3 1 5
co
.
— 65 —
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9