Pioneer DJM-2000 Service Manual page 101

Hide thumbs Also See for DJM-2000:
Table of Contents

Advertisement

5
I
4/6
MAIN ASSY (DWX2920)
V + 3 R 3 D _ S H
PB7
C P U _ B U S
C 1 6 4 7
0 . 0 1 u
G N D D
T22
U22
V22
W22
Y22
AA22
D0
A20
A22
A24
xPRESET
VSS
T21
U21
V21
W21
Y21
AA21
D1
A19
A23
VSS
VSS
ASEBRKAK#/BRKACK/TCLK/PC1
T20
U20
V20
W20
Y20
AA20
D14
A18
A21
VSS
xBS
VSS-PLL1
T19
U19
V19
W19
Y19
AA19
D15
A17
A25
VSS
xBREQ
VSS-PLL2
T18
U18
V18
W18
Y18
AA18
VSS
VDDQ
VDDQ
CS0
VSS
xBACK
V17
W17
Y17
AA17
VDDQ
CS3
xRD
NMI
V16
W16
Y16
AA16
VSS
VSS
COM
VSS
V15
W15
Y15
AA15
VSS
VSS
DE_V
DB0
V14
W14
Y14
AA14
VDDQ
VSS
DB3
DB2
V13
W13
Y13
AA13
VDDQ
VSS
DG0
DB5
V12
W12
Y12
AA12
VDD
VSS
DG3
DG2
V11
W11
Y11
AA11
VDD
VSS
DR0
DG5
V10
W10
Y10
AA10
VDDQ
VSS
DR3
DR2
V9
W9
Y9
AA9
VDDQ
VSS
DR4
DE_H
V8
W8
Y8
AA8
VDDQ
VSS
DR5
VSYNC
V7
W7
Y7
AA7
VSS
xTRST
VSS
VSS
V6
W6
Y6
AA6
VSS
TDO
TMS
TDI
T5
U5
V5
W5
Y5
AA5
VSS
VDDQ
VDDQ
AUDCK
AUDATA0
TXD0/AUDATA1
T4
U4
V4
W4
Y4
AA4
PC0
MODE8
MODE4
VDDQ
RXD1/AUDATA2
TXD1/AUDATA3
T3
U3
V3
W3
Y3
AA3
1
PA3
MODE7
MODE5
MODE1
VDDQ
MODE0
T2
U2
V2
W2
Y2
AA2
PJ4
PJ3
PJ0
MODE2
RXD2
VDDQ
T1
U1
V1
W1
Y1
AA1
PJ5
PJ2
PJ1
MODE3
TXD2
SCK2
G N D D
V + 3 R 3 D _ S H
STBY
R 1 6 8 1 4 . 7 k
R 1 6 7 3
N M
R 1 6 8 2 4 . 7 k
R 1 6 7 4
N M
R 1 6 8 3 N M
R 1 6 7 5
4 . 7 k
R 1 6 8 4 N M
R 1 6 7 6
4 . 7 k
R 1 6 8 5 4 . 7 k
R 1 6 7 7
N M
STBY
R 1 6 8 6 4 . 7 k
R 1 6 7 8
N M
R 1 6 8 7 N M
R 1 6 7 9
4 . 7 k
R 1 6 8 8 N M
R 1 6 8 0
4 . 7 k
I
3/6
STBY
2/6
G N D D
5
6
V + 1 R 2 D _ S H
V + 3 R 3 D _ S H
C 1 6 4 8
0 . 1 u
C 1 6 4 9
0 . 1 u
G N D D
I
1/6
AB22
XTAL
1:12L
R 1 7 2 1
2 4 M _ C L K _ S H
2 4 M H z
1 0
AB21
EXTAL
AB20
VDD-PLL1
AB19
VDD-PLL2
R 1 6 8 9 4 . 7 k
R 1 6 9 0 4 . 7 k
AB18
VSS
R 1 6 9 1
C P U _ N M I
0
AB17
xRDY
G N D D
COM
AB16
VSS
PH3
R 1 6 9 7
2 2
D B 0
SFCPU_DATA0
DCLKOUT
AB15
SFCPU_DATA1
DCLKOUT
R 1 6 9 8
2 2
D B 3
SFCPU_DATA2
R 1 6 9 9
2 2
D B 2
R 1 7 0 0
2 2
D B 1
SFCPU_DATA3
AB14
SFCPU_DATA4
DB1
2 2
R 1 7 0 1
D G 0
2 2
R 1 7 0 2
D B 5
SFCPU_DATA5
2 2
R 1 7 0 3
D B 4
SFCPU_DATA6
AB13
DB4
R 1 7 0 4
2 2
D G 3
SFCPU_DATA7
R 1 7 0 5
2 2
D G 2
R 1 7 0 6
2 2
D G 1
AB12
DG1
R 1 7 0 7
2 2
D R 0
R 1 7 0 8
2 2
D G 5
R 1 7 0 9
2 2
D G 4
AB11
DG4
2 2
R 1 7 1 0
D R 3
2 2
R 1 7 1 1
D R 2
2 2
R 1 7 1 2
D R 1
AB10
DR1
R 1 7 1 3
2 2
D R 4
1:12J
D C L K I N
AB9
DCLKIN
R 1 7 1 4
2 2
D R 5
R 1 7 1 5
2 2
VSYNC
2 2
R 1 7 1 6
HSYNC
AB8
HSYNC
C P U _ T R S T
R 1 6 9 2
1 k
G N D D
AB7
VSS
C P U _ T D O
C P U _ T M S
C P U _ T D I
C P U _ T C K
AB6
TCK
C P U _ A U D C K
C P U _ A U D A T A 0
C P U _ A U D A T A 1
C P U _ A U D S Y N C
AB5
SCK0/AUDSYNC/FCLE
C P U _ A U D A T A 2
C P U _ A U D A T A 3
AB4
V + 3 R 3 D _ S H
SCK1
I
1/6
AB3
SDA
R 1 6 9 3
1 0
1:2C;15C
S H _ S D A
1:2C;15C
S H _ S C L
R 1 6 9 4
AB2
1 0
SCL
AB1
VDDQ
1:15I
V + 3 R 3 D
S H _ S C K
1:15I
S H _ T X D
R 1 7 2 3 4 . 7 k
C P U _ A U D A T A 0
I
1/6
PA1
R 1 7 2 4 4 . 7 k
C P U _ A U D A T A 1
1:15I
F P G A _ D O N E
R 1 7 2 5 4 . 7 k
C P U _ A U D A T A 2
1:10B
F P G A _ x P G M
R 1 7 2 6 4 . 7 k
C P U _ A U D A T A 3
1:15I
F P G A _ x I N I T
R 1 7 2 7 4 . 7 k
C P U _ A U D C K
R 1 7 2 8 4 . 7 k
C P U _ A U D S Y N C
5L
C P U _ M P M D
C P U _ T C K
MODE0
HI
CLOCK MODE
C P U _ T R S T
MODE1
HI
X12
C P U _ T D O
MODE2
LOW
9B
MODE3
LOW
BUS WIDTH
C P U _ E M U _ B R K
C P U _ T M S
MODE4
HI
16bit
ENDIAN
C P U _ T D I
MODE5
HI
LITTLE
1:8L;14H;9B
USB CLOCK
MODE7
LOW
S H _ R E S E T
EXT CLOCK
R 1 7 3 1
I
1/6
SYSTEM CLOCK
MODE8
LOW
1 k
EXT CLOCK
6
I-b
4/6
G N D D
C N 1 6 0 2
I
1/6
V K N 1 4 3 0 - A
2 6
1:12J
D C L K
2 5
2 4
D B 0
2 3
D B 1
2 2
D B 2
2 1
D B 3
2 0
D B 4
1 9
D B 5
1 8
1 7
D G 0
1 6
D G 1
1 5
D G 2
1 4
D G 3
1 3
D G 4
1 2
SS
D G 5
R 2 1 4 9
1 1
C P U _ D A T A 0
SFCPU_DATA0
0
1 0
SS
D R 0
R 2 1 5 0
C P U _ D A T A 1
SFCPU_DATA1
0
D R 1
R 2 1 5 1
C P U _ D A T A 2
SFCPU_DATA2
D R 2
SS
0
D R 3
R 2 1 5 2
C P U _ D A T A 3
SS
SFCPU_DATA3
D R 4
0
R 2 1 5 3
SFCPU_DATA4
C P U _ D A T A 4
D R 5
0
SS
R 2 1 5 4
0
SFCPU_DATA5
C P U _ D A T A 5
HSYNC
SS
R 2 1 5 5
C P U _ D A T A 6
SFCPU_DATA6
VSYNC
0
SS
R 2 1 5 6
C P U _ D A T A 7
SFCPU_DATA7
G N D D
SS
0
SH_SF_DATA
V + 3 R 3 D
SDRAM3L
SQ
DCH1201-A-T
R 1 7 3 4
0
I C 1 7 0 1
C 1 7 0 4
1
54
V D D 1
VSS3
0 . 1 u
2
53
SFCPU_DATA15
D Q 0
DQ15
3
52
V D D Q 1
VSSQ4
4
51
SFCPU_DATA14
D Q 1
DQ14
5
50
SFCPU_DATA13
D Q 2
DQ13
6
49
V S S Q 1
VDDQ4
7
4 8
SFCPU_DATA12
D Q 3
D Q 1 2
8
4 7
SFCPU_DATA11
D Q 4
D Q 1 1
9
4 6
V D D Q 2
V S S Q 3
1 0
4 5
SFCPU_DATA10
D Q 5
D Q 1 0
1 1
4 4
SFCPU_DATA9
D Q 6
D Q 9
4 3
1 2
V S S Q 2
V D D Q 3
1 3
4 2
SFCPU_DATA8
D Q 7
D Q 8
1 4
4 1
V D D 2
V S S 2
R 1 7 3 5
C P U _ L L D Q M
1 5
4 0
2 2 0
L D Q M
N . C / R F U
R 1 7 3 6
R 1 7 5 9
C P U _ R / W
1 6
3 9
0
C P U _ L U D Q M
3 3 0
W E
U D Q M
R 1 7 3 7
R 1 7 6 0
C P U _ C A S
1 7
3 8
0
2 2 0
SS
C P U _ C L K _ S D L
C A S
C L K
R 1 7 3 8 2 2 0
R 1 7 6 1
C P U _ R A S
1 8
3 7
0
C P U _ C K E
R A S
C K E
R 1 7 3 9
C P U _ C S 1
1 9
3 6
2 7 0
C S
N . C
R 1 7 4 0
R1762
2 0
3 5
C P U _ A D R S 1 3
1 5 0
SS
1 5 0
C P U _ A D R S 1 1
B A 0
A 1 1
R1763
R 1 7 4 1
2 1
3 4
C P U _ A D R S 9
C P U _ A D R S 1 4
1 5 0
SS
1 5 0
B A 1
A 9
R1764
R 1 7 4 2
2 2
3 3
C P U _ A D R S 8
C P U _ A D R S 1 0
1 5 0
SS
1 5 0
A 1 0 / A P
A 8
R1765
R 1 7 4 3
CPU_ADRS0
2 3
3 2
C P U _ A D R S 7
1 5 0
SS
1 5 0
A 0
A 7
R1766
R 1 7 4 4
2 4
3 1
C P U _ A D R S 1
C P U _ A D R S 6
1 5 0
SS
1 5 0
A 1
A 6
R 1 7 4 5
R1767
2 5
3 0
C P U _ A D R S 2
C P U _ A D R S 5
1 5 0
SS
1 5 0
A 2
A 5
R 1 7 4 6
R1768
2 6
2 9
C P U _ A D R S 3
SS
C P U _ A D R S 4
1 5 0
1 5 0
A 3
A 4
2 7
2 8
V D D 3
V S S 1
K 4 S 2 8 1 6 3 2 K - U C 7 5
Low
I C 1 7 0 2
C 1 7 0 3
0 . 1 u
54
1
V D D 1
VSS3
R 2 0 9 0
R 2 0 8 2
2
53
C P U _ D A T A 1 6
C P U _ D A T A 3 1
3 3
D Q 0
DQ15
SS
SS
3
52
3 3
SS
R 2 0 9 1
V D D Q 1
VSSQ4
R 2 0 8 3
SS
4
51
C P U _ D A T A 1 7
C P U _ D A T A 3 0
3 3
D Q 1
DQ14
R 2 0 8 4
R 2 0 9 2
5
50
C P U _ D A T A 2 9
C P U _ D A T A 1 8
3 3
3 3
D Q 2
DQ13
SS
SS
3 3
6
49
V S S Q 1
VDDQ4
R 2 0 9 3
R 2 0 8 5
SS
7
4 8
C P U _ D A T A 2 8
C P U _ D A T A 1 9
SS
3 3
D Q 3
D Q 1 2
R 2 0 8 6
R 2 0 9 4
8
4 7
C P U _ D A T A 2 7
C P U _ D A T A 2 0
SS
3 3
3 3
D Q 4
D Q 1 1
SS
9
4 6
3 3
V D D Q 2
V S S Q 3
R 2 0 9 5
R 2 0 8 7
SS
3 3
1 0
4 5
C P U _ D A T A 2 6
C P U _ D A T A 2 1
SS
D Q 5
D Q 1 0
3 3
R 2 0 8 8
R 2 0 9 6
1 1
4 4
C P U _ D A T A 2 5
C P U _ D A T A 2 2
3 3
D Q 6
D Q 9
SS
3 3
SS
1 2
4 3
V S S Q 2
V D D Q 3
R 2 0 9 8
SS
R 2 0 8 9
1 3
4 2
C P U _ D A T A 2 4
C P U _ D A T A 2 3
3 3
D Q 7
D Q 8
3 3
SS
1 4
4 1
V D D 2
V S S 2
R 1 7 4 7 2 7 0
1 5
4 0
C P U _ U L D Q M
L D Q M
N . C / R F U
R 1 7 4 8 3 3 0
R 1 7 6 9 2 2 0
1 6
3 9
C P U _ R / W
C P U _ U U D Q M
W E
U D Q M
R 1 7 4 9
R 1 7 7 0
1 7
3 8
C P U _ C A S
C P U _ C L K _ S D H
2 2 0
0
C A S
C L K
R 1 7 5 0
R 1 7 7 1 0
1 8
3 7
C P U _ R A S
2 2 0
R A S
C K E
R 1 7 5 1
1 9
3 6
C P U _ C S 1
2 2 0
C S
N . C
R 1 7 5 2
R 1 7 7 2
2 0
3 5
C P U _ A D R S 1 3
1 2 0
1 2 0
C P U _ A D R S 1 1
B A 0
A 1 1
R 1 7 5 3
R 1 7 7 3
2 1
3 4
C P U _ A D R S 1 4
1 2 0
1 2 0
C P U _ A D R S 9
B A 1
A 9
R 1 7 5 4
R 1 7 7 4
2 2
3 3
C P U _ A D R S 1 0
1 2 0
1 2 0
C P U _ A D R S 8
A 1 0 / A P
A 8
R 1 7 5 5
R 1 7 7 5 1 2 0
2 3
3 2
C P U _ A D R S 0
1 2 0
C P U _ A D R S 7
A 0
A 7
R 1 7 5 6
R 1 7 7 6 1 2 0
2 4
3 1
C P U _ A D R S 1
1 2 0
C P U _ A D R S 6
A 1
A 6
R 1 7 5 7
R 1 7 7 7 1 2 0
2 5
3 0
C P U _ A D R S 2
1 2 0
C P U _ A D R S 5
A 2
A 5
R 1 7 5 8
R 1 7 7 8
2 6
2 9
C P U _ A D R S 3
C P U _ A D R S 4
1 2 0
1 2 0
A 3
A 4
2 7
2 8
V D D 3
V S S 1
K 4 S 2 8 1 6 3 2 K - U C 7 5
High
G N D D
SDRAM3H
C P U _ A D D R E S S _ B U S
C P U _ D A T A _ B U S
C P U _ B U S
STBY
C N 1 6 0 3
V + 3 R 3 D
N C
T C K
1
8
T R S T
G N D D
2
9
C 1 6 8 4
T D O
G N D D
3
1 0
N M
A S E B R K / B R K A C K
U V C C
4
1 1
T M S
G N D D
5
1 2
T D I
G N D D
JTAG
6
1 3
G N D D
R E S E T
CONNECTOR
7
1 4
N M
G N D D
DJM-2000
7
Large size
A-a
A-b
SCH diagram
GND
V + 3 R 3 D
DCLK
GND
B0
B1
B2
B3
G N D D
B4
7K
R 2 1 0 2
2 2
T P _ R E S E T
B5
I
1/6
R 2 1 0 1
2 2
1:2C;11J
S H _ S C L
GND
R 2 1 0 0
2 2
1:2C;11J
S H _ S D A
G0
R 2 0 9 9
2 2
7K
G1
T P _ I N T
G2
8K
R 2 1 0 3
2 2
L C D _ S H U T
G3
R 2 1 0 4
2 2
1:5H
I
1/6
B L _ E N A B L E
G4
R 1 2 2 6
2 2
1:4F
G5
D I M M E R
V + 1 2 D
GND
R0
9
R1
8
R2
7
R3
6
R4
G N D D _ B L
5
R5
4
3
GND
40
2
HSY
1
VSY
41
C P U _ A D D R E S S _ B U S
C P U _ B U S
FLASH3
IC1703
S29GL064N90TFI030
R 1 7 7 9
R 1 0 5 4
1 8 0
1
4 8
C P U _ A D R S 1 6
A 1 5
A 1 6
R 1 7 8 0
2
4 7
C P U _ A D R S 1 5
1 8 0
A 1 4
B Y T E #
R 1 7 8 1
3
4 6
C P U _ A D R S 1 4
1 8 0
A 1 3
V S S 2
R 1 7 8 2
4
4 5
C P U _ A D R S 1 3
1 8 0
A 1 2
D Q 1 5 / A - 1
R 1 7 8 3
5
4 4
C P U _ A D R S 1 2
1 8 0
A 1 1
D Q 7
R 1 7 8 4
6
4 3
C P U _ A D R S 1 1
1 8 0
A 1 0
D Q 1 4
R 1 7 8 5
1 8 0
7
4 2
C P U _ A D R S 1 0
A 9
D Q 6
R 1 7 8 6
1 8 0
8
4 1
C P U _ A D R S 9
A 8
D Q 1 3
R 1 7 8 7
1 8 0
9
4 0
C P U _ A D R S 2 0
A 1 9
D Q 5
R 1 7 8 8
1 8 0
1 0
3 9
C P U _ A D R S 2 1
A 2 0
D Q 1 2
R 1 7 8 9
1 5 0
1 1
3 8
C P U _ W E 0
W E #
D Q 4
C 1 7 0 6
1 2
3 7
R E S E T #
V C C
R 1 7 9 1
0 . 1 u
1 8 0
1 3
3 6
C P U _ A D R S 2 2
A 2 1
D Q 1 1
1 4
3 5
W P # / A C C
D Q 3
R 1 7 9 2
1 5
3 4
C P U _ P F 6
0
R Y / B Y #
R 1 7 9 3
D Q 1 0
1 6
3 3
C P U _ A D R S 1 9
1 0 0
A 1 8
D Q 2
R 1 7 9 4
1 7
3 2
C P U _ A D R S 1 8
1 0 0
A 1 7
D Q 9
R 1 7 9 5
1 0 0
1 8
3 1
C P U _ A D R S 8
A 7
D Q 1
R 1 7 9 6
1 0 0
1 9
3 0
C P U _ A D R S 7
A 6
D Q 8
R 1 7 9 7
1 0 0
2 0
2 9
C P U _ A D R S 6
A 5
D Q 0
R 1 7 9 8
R 1 0 5 5
1 0 0
2 1
2 8
C P U _ A D R S 5
A 4
O E #
R 1 7 9 9
1 0 0
2 2
2 7
C P U _ A D R S 4
A 3
V S S 1
R 1 0 5 0
1 0 0
2 3
2 6
C P U _ A D R S 3
A 2
C E #
R 1 0 5 1
R 1 0 5 6
1 0 0
2 4
2 5
C P U _ A D R S 2
A 1
A 0
DYW1790- /J
R 1 0 5 9
0
S H _ R E S E T
1:8L;11L;9B
I
1/6
C P U _ C K E
NOTES
RS1/10SR***J-T
SQ
RS1/8SQ***J-T
SS
RS1/16SS***J-T
CH
MAIN (uCOM C)
7
8
A-a
A-b
Guide page
A
Detailed page
A-a
A-b
C N 1 6 0 5
V K N 1 4 2 0 - A
1 6
V+3R3D
1 5
V+3R3D
42
1 4
GND
1 3
GND
43
1 2
TP_RESET
1 1
TP_SCL
44
TP_SDA
1 0
B
9
TP_INT
8
GND
45
7
LCD_SHUT
6
BL_EN
5
BL_DIM
4
GNDD
3
GNDD
2
V+12D
1
V+12D
C
V + 3 R 3 D
SQ
R 1 0 5 7
0
C P U _ A D R S 1 7
0
R 1 0 8 1
4 7
SFCPU_DATA15
1
8
SFCPU_DATA14
2
7
SFCPU_DATA13
3
6
SFCPU_DATA12
4
5
SFCPU_DATA7
4
5
SFCPU_DATA6
3
6
SFCPU_DATA5
2
7
SFCPU_DATA4
1
8
R 1 0 8 2
4 7
R 1 0 8 3 4 7
SFCPU_DATA3
4
5
SFCPU_DATA2
3
6
SFCPU_DATA1
D
2
7
SFCPU_DATA0
1
8
1
8
SFCPU_DATA11
2
7
SFCPU_DATA10
SFCPU_DATA9
3
6
SFCPU_DATA8
4
5
4 7
C P U _ R D
R 1 0 8 4
2 7 0
R 1 0 5 3
4 . 7 k
C P U _ C S 0
C P U _ A D R S 1
0
G N D D
E
NM
is STBY
CKSSYB
CCSSCH
CEVW***
F
I
4/6
101
8

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents