Sign In
Upload
Manuals
Brands
Lauterbach Manuals
Computer Accessories
TRACE32
Lauterbach TRACE32 Manuals
Manuals and User Guides for Lauterbach TRACE32. We have
2
Lauterbach TRACE32 manuals available for free PDF download: Manual
Lauterbach TRACE32 Manual (56 pages)
Brand:
Lauterbach
| Category:
Computer Accessories
| Size: 0 MB
Table of Contents
PQIII Debugger
1
Table of Contents
2
Introduction
5
Brief Overview of Documents for New Users
5
Warning
6
Target Design Requirement/Recommendations
7
General
7
Quick Start
8
Troubleshooting
9
System.up Errors
9
Faq
10
Configuration
11
System Overview
11
Powerpc Mpc85Xx/Qoriq Specific Implementations
12
Breakpoints
12
Software Breakpoints
12
On-Chip Breakpoints
12
Breakpoints on Program Addresses
13
Breakpoints on Data Addresses
13
Breakpoints on Data Access at Program Address
14
Breakpoints on Data Value
14
Access Classes
16
Access Classes to Memory and Memory Mapped Resources
16
Access Classes to Other Addressable Core and Peripheral Resources
17
Cache
17
Memory Coherency
17
MESI States and Cache Status Flags
19
Viewing Cache Contents
19
Debugging Information
20
Multicore Debugging E500 Cores
20
SMP Debugging
20
AMP Debugging
21
Synchronous Stop of both E500 Cores
21
Programming Flash on MPC85XX / Qoriq P10XX/P20XX, PSC93XX
21
On-Chip Trace on Mpc85Xx/Qoriq
22
Powerpc Mpc85Xx/Qoriq Specific System Commands
24
System.bdmclock
24
Set BDM Clock Frequency
24
System.config.state
24
Display Target Configuration
24
System.config
25
Configure Debugger According to Target Topology
25
System.config.chkstpin
28
Control Pin 8 of Debug Connector
28
System.config.driverstrength
29
Configure Driver Strength of TCK Pin
29
System.config.qack
29
Control QACK Pin
29
System.cpu
30
Select the Target Processor
30
System.lock
30
Lock and Tristate the Debug Port
30
System.memaccess
31
Run-Time Memory Access (Non-Intrusive)
31
System.mode
32
Select Operation Mode
32
CPU Specific System.option Commands
33
System.option.cintdebug
33
Enable Debugging of Critical Interrupts
33
System.option.corestandby
33
On-The-Fly Breakpoint Setup
33
System.option.dcfreeze
33
Prevent Data Cache Line Load/Flush in Debug Mode
33
System.option.dcread
34
Read from Data Cache
34
System.option.dualport
34
Implicitly Use Run-Time Memory Access
34
System.option.freeze
35
Freeze System Timers on Debug Events
35
System.option.hook
35
Compare PC to Hook Address
35
System.option.icflush
35
Invalidate Instruction Cache before Go and Step
35
System.option.icread
36
Read from Instruction Cache
36
System.option.imaskasm
36
Disable Interrupts While Single Stepping
36
System.option.imaskhll
36
Disable Interrupts While HLL Single Stepping
36
System.option.mmuspaces
37
Separate Address Spaces by Space Ids
37
System.option.nodebugstop
37
Disable JTAG Stop on Debug Events
37
System.option.notrap
38
Use Alternative Software Breakpoint Instruction
38
System.option.overlay
39
Enable Overlay Support
39
System.option.perstop
39
Stop On-Chip Peripherals in Debug Mode
39
System.option.resetbehavior
40
Set Behavior When Target Reset Detected
40
System.option.slowreset
40
Relaxed Reset Timing
40
System.option.stepsoft
40
Use Alternative Method for ASM Single Step
40
CPU Specific MMU Commands
42
Mmu.dump
42
Page Wise Display of MMU Translation Table
42
Mmu.list
44
Compact Display of MMU Translation Table
44
Mmu.scan
46
Load MMU Table from CPU
46
Mmu.set
47
Set an MMU TLB Entry
47
CPU Specific Benchmarkcounter Commands
48
Bmc.freeze
48
Freeze Counters While Core Halted
48
Bmc.<Counter>.Freeze
48
Freeze Counter in Certain Core States
48
Bmc.<Counter>.Size
49
No Function
49
CPU Specific Tronchip Commands
50
Tronchip.convert
50
Adjust Range Breakpoint in On-Chip Resource
50
Tronchip.disable
50
Disable NEXUS Trace Register Control
50
Tronchip.enable
51
Enable NEXUS Trace Register Control
51
Tronchip.reset
51
Reset On-Chip Trigger Settings
51
Tronchip.set
52
Enable Special On-Chip Breakpoints
52
Tronchip.varconvert
53
Adjust HLL Breakpoint in On-Chip Resource
53
Tronchip.state View On-Chip Trigger Setup Window
54
Mpc85Xx/Qoriq Specific On-Chip Trace Settings
55
Onchip.mode.ifsel
55
Select Interface to be Traced
55
JTAG Connector
56
Mechanical Description
56
JTAG Connector MPC85XX (COP)
56
Advertisement
Lauterbach TRACE32 Manual (28 pages)
Meta Debugger
Brand:
Lauterbach
| Category:
Computer Accessories
| Size: 0 MB
Table of Contents
Meta Debugger
1
Table of Contents
2
Introduction
5
Brief Overview of Documents for New Users
5
Demo and Start-Up Scripts
6
Warning
7
Quick Start of the Debugger
8
Troubleshooting
10
Communication between Debugger and Processor Can Not be Established
10
Faq
10
Meta Specific Implementations
11
Meta Configuration
11
Access Classes
12
Breakpoints
13
Software Breakpoints
13
On-Chip Breakpoints
13
On-Chip Watchpoints
13
System.config
15
Configure Debugger According to Target Topology
15
Parameters> Describing the "Debugport
16
Parameters> Describing the "JTAG" Scan Chain and Signal Behavior
18
System.config.state
21
Display Target Configuration
21
System.cpu
21
Select the Used CPU
21
System.jtagclock
21
Define JTAG Frequency
21
System.lock
22
Lock and Tristate the Debug Port
22
System.memaccess
23
Run-Time Memory Access (Non-Intrusive)
23
System.mode
24
Establish Communication with Target
24
System.option.imaskasm
24
Disable Interrupts While Single Stepping
24
System.option.imaskhll
26
Disable Interrupts While HLL Single Stepping
26
System.option.minim
26
Map Execution- to Storage Address Range
26
Advertisement
Related Products
Lauterbach TRACE32-ICD
Lauterbach TRACE 32
Lauterbach AVR8
Lauterbach C6000
Lauterbach dsPIC33
Lauterbach MicroBlaze
Lauterbach MicroBlaze Debugger
Lauterbach MicroBlaze Trace
Lauterbach MMDSP
Lauterbach PowerTrace Serial
Lauterbach Categories
Computer Accessories
Computer Hardware
Control Unit
Monitor
Network Hardware
More Lauterbach Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL