Sign In
Upload
Manuals
Brands
IXYS Manuals
Computer Hardware
zilog Z80
IXYS zilog Z80 Manuals
Manuals and User Guides for IXYS zilog Z80. We have
1
IXYS zilog Z80 manual available for free PDF download: User Manual
IXYS zilog Z80 User Manual (332 pages)
Brand:
IXYS
| Category:
Computer Hardware
| Size: 1 MB
Table of Contents
Revision History
3
Table of Contents
5
Table of Contents
6
List of Figures
11
Architectural Overview
15
Figure 1. Z80 CPU Block Diagram
15
CPU Register
16
Special-Purpose Registers
16
Figure 2. CPU Register Configuration
16
General Purpose Registers
17
Arithmetic Logic Unit
18
Instruction Register and CPU Control
18
Pin Functions
19
Figure 3. Z80 CPU I/O Pin Configuration
19
Timing
21
Instruction Fetch
22
Figure 4. Basic CPU Timing Example
22
Memory Read or Write
23
Figure 5. Instruction Op Code Fetch
23
Input or Output Cycles
24
Figure 6. Memory Read or Write Cycle
24
Bus Request/Acknowledge Cycle
25
Figure 7. Input or Output Cycles
25
Interrupt Request/Acknowledge Cycle
26
Figure 8. Bus Request/Acknowledge Cycle
26
Nonmaskable Interrupt Response
27
Figure 9. Interrupt Request/Acknowledge Cycle
27
HALT Exit
28
Figure 10. Nonmaskable Interrupt Request Operation
28
Power-Down Acknowledge Cycle
29
Figure 11. HALT Exit
29
Figure 12. Power-Down Acknowledge
29
Power-Down Release Cycle
30
Figure 13. Power-Down Release Cycle, #1 of 3
30
Figure 14. Power-Down Release Cycle, #2 of 3
30
Interrupt Response
31
Interrupt Enable/Disable
31
Figure 15. Power-Down Release Cycle, #3 of 3
31
Figure 16. Interrupt Enable Flip-Flops
31
Table 1. Interrupt Enable/Disable, Flip-Flops
32
CPU Response
33
Figure 17. Mode 2 Interrupt Response Mode
34
Hardware and Software Implementation
35
Minimum System Hardware
35
Figure 18. Minimum Z80 Computer System
35
Adding RAM
36
Figure 19. ROM and RAM Implementation
36
Memory Speed Control
37
Figure 20. RAM Memory Space Organization
37
Figure 21. Adding One Wait State to an M1 Cycle
38
Figure 22. Adding One Wait State to any Memory Cycle
38
Interfacing Dynamic Memories
39
Figure 23. Interfacing Dynamic RAM Memory Spaces
39
Software Implementation Examples
40
Specific Z80 Instruction Examples
41
Figure 24. Shifting of BCD Digits/Bytes
42
Programming Task Examples
43
Table 2. Bubble Listing
43
Table 3. Multiply Listing
45
Z80 CPU Instructions
46
Instruction Types
46
Addressing Modes
48
Immediate Addressing
48
Immediate Extended Addressing
48
Figure 25. Immediate Addressing Mode
48
Figure 26. Immediate Extended Addressing Mode
48
Modified Page Zero Addressing
49
Relative Addressing
49
Figure 27. Modified Page Zero Addressing Mode
49
Figure 28. Relative Addressing Mode
49
Extended Addressing
50
Indexed Addressing
50
Figure 29. Extended Addressing Mode
50
Figure 30. Indexed Addressing Mode
50
Register Addressing
51
Implied Addressing
51
Register Indirect Addressing
51
Figure 31. Register Indirect Addressing Mode
51
Bit Addressing
52
Addressing Mode Combinations
52
Instruction Notation Summary
53
Table 4. Instruction Notation Summary
53
Instruction Op Codes
54
Table 5. Hex, Binary, Decimal Conversion Table
54
Load and Exchange
55
Table 6. 8-Bit Load Group LD
56
Figure 32. Example of a 3-Byte Load Indexed Instruction Sequence
57
Figure 33. Example of a 3-Byte Load Extended Instruction Sequence
58
Figure 34. Example of a 2-Byte Load Immediate Instruction Sequence
58
Figure 35. Example of a 4-Byte Load Indexed/Immediate Instruction Sequence
58
Table 7. 16-Bit Load Group LD, PUSH, and POP
59
Figure 36. Example of a 16-Bit Load Operation
60
Block Transfer and Search
61
Figure 37. Example of a 2-Byte Load Indexed/Immediate Instruction Sequence
61
Table 8. Exchanges EX and EXX
61
Table 9. Block Transfer Group
62
Arithmetic and Logical
63
Table 10. Block Search Group
63
Table 11. 8-Bit Arithmetic and Logic
64
Figure 38. Example of an and Instruction Sequence
65
Table 12. General-Purpose AF Operation
65
Table 13. 16-Bit Arithmetic
66
Rotate and Shift
67
Figure 39. Rotates and Shifts
68
Bit Manipulation
69
Table 14. Bit Manipulation Group
69
Jump, Call, and Return
72
Figure 40. Example of an Unconditional Jump Sequence
72
Table 15. Jump, Call, and Return Group
73
Table 16. Example Usage of the DJNZ Instruction
74
Input/Output
75
Table 17. Restart Group
75
Table 18. Input Group
76
CPU Control Group
77
Table 19. 8-Bit Arithmetic and Logic
77
Figure 41. Mode 2 Interrupt Command
78
Table 20. Miscellaneous CPU Control
78
Z80 Instruction Set
79
Z80 Assembly Language
79
Z80 Status Indicator Flags
79
Table 21. Flag Register Bit Positions
79
Carry Flag
80
Add/Subtract Flag
80
Table 22. Flag Definitions
80
Decimal Adjust Accumulator Flag
81
Parity/Overflow Flag
81
Half Carry Flag
82
Zero Flag
82
Table 23. Half Carry Flag Add/Subtract Operations
82
Sign Flag
83
Z80 Instruction Description
83
LD R, R
85
LD R,N
86
LD R, (HL)
88
LD R, (IX+D)
89
LD R, (Iy+D)
91
LD (HL), R
93
LD (IX+D), R
95
LD (Iy+D), R
97
LD (HL), N
99
LD (IX+D), N
100
LD (Iy+D), N
101
Ld A, (Bc)
102
Ld A, (De)
103
LD A, (Nn)
104
Ld (Bc), a
105
Ld (De), a
106
LD (Nn), a
107
Ld A, I
108
Ld A, R
109
Ld I,A
110
Ld R, a
111
LD DD, Nn
113
LD IX, Nn
114
LD IY, Nn
115
LD HL, (Nn)
116
LD DD, (Nn)
117
LD IX, (Nn)
119
LD IY, (Nn)
120
LD (Nn), HL
121
LD (Nn), DD
122
LD (Nn), IX
124
LD (Nn), IY
125
Ld Sp, Hl
126
Ld Sp, IX
127
Ld Sp, Iy
128
PUSH Qq
129
Push IX
131
Push Iy
132
POP Qq
133
Pop IX
135
Pop Iy
136
Ex De, Hl
138
Ex Af, Af
139
Exx
140
Ex (Sp), Hl
141
Ex (Sp), IX
142
Ex (Sp), Iy
143
Ldi
144
Ldir
146
Ldd
148
Lddr
150
Cpi
152
Cpir
153
Cpd
155
Cpdr
156
ADD A, R
159
ADD A, N
161
Add A, (Hl)
162
ADD A, (IX + D)
163
ADD A, (IY + D)
164
ADC A, S
165
SUB S
167
SBC A, S
169
AND S
171
OR S
173
XOR S
175
CP S
177
INC R
179
Inc (Hl)
181
INC (IX+D)
182
INC (Iy+D)
183
DEC M
184
Daa
187
Cpl
189
Neg
190
Ccf
192
Scf
193
Nop
194
Halt
195
ADD HL, Ss
202
ADC HL, Ss
204
SBC HL, Ss
206
ADD IX, Pp
208
ADD IY, Rr
210
INC Ss
212
Inc IX
213
Inc Iy
214
DEC Ss
215
Dec IX
216
Dec Iy
217
Rlca
219
Rla
221
Rrca
223
Rra
225
RLC R
227
Rlc (Hl)
229
RLC (IX+D)
231
RLC (Iy+D)
233
RL M
235
RRC M
238
RR M
241
SLA M
244
SRA M
247
SRL M
250
Rld
252
Rrd
254
BIT B, R
257
BIT B, (HL)
259
BIT B, (IX+D)
261
BIT B, (Iy+D)
263
SET B, R
265
SET B, (HL)
267
SET B, (IX+D)
269
SET B, (Iy+D)
271
RES B, M
273
JP Nn
276
JP CC, Nn
277
JR E
279
JR C, E
281
JR NC, E
283
JR Z, E
285
JR NZ, E
287
Jp (Hl)
289
Jp (IX)
290
Jp (Iy)
291
DJNZ, E
292
CALL Nn
295
CALL CC, Nn
297
Ret
299
RET CC
300
Reti
302
Retn
304
RST P
306
IN A, (N)
309
IN R (C)
310
Ini
312
Inir
314
Ind
316
Indr
318
OUT (N), a
320
OUT (C), R
321
Outi
323
Otir
325
Outd
327
Otdr
329
Customer Support
331
Advertisement
Advertisement
Related Products
IXYS zilog Z8051 Series
IXYS zilog Z8F64200100KITG
IXYS Z8 Encore! Z8F1232
IXYS Z8 Encore! Z8F1233
IXYS Z8 Encore! Z8F0430
IXYS Z8 Encore! Z8F0431
IXYS Z8 Encore! Z8F0130
IXYS Z8 Encore! Z8F0131
IXYS Z8 Encore! Z8F0231
IXYS Z8 Encore! Z8F0831
IXYS Categories
Microcontrollers
Switch
Motherboard
Battery Charger
Computer Hardware
More IXYS Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL