Aiwa XP-V510 Service Manual page 21

Hide thumbs Also See for XP-V510:
Table of Contents

Advertisement

Pin No.
Pin Name
50
OUTR
51
AVDD1
52
FSEL
53
TMOD1
54
TMOD2
55
FLAG
56
CLVS/IPFLAG
57 ~ 59
EXT 0 ~ 2
60
TX
61
MCLK
62
MDATA
63
MLD
64
BLKCK
65
SQCK/BCLK
66
SUBQ/LRCK
67
DMUTE/SRDATA
68
STAT
69
NRST
70
SPPOL
71
PMCK
72
SMCK
73
SUBC/SSYNC
74
SBCK/64FS
75
NCLDCK
76
NTEST
77
X1
78
X2
79
DVDD1
80
DVSS1
I/O
O
Output Rch audio.
-
Power supply for analog circuit (for audio output).
I
Input noise filter ON / OFF switching. "L" : ON. "H" : OFF.
I
Terminal mode switching input 1 (connected to GND).
I
Terminal mode switching input 2 (connected to GND).
O
Flag signal output (not used).
-
Not used.
I/O
Expansion input / output port 0 ~ 2 (not used).
O
Digital audio interface output signal.
I
Microcomputer command clock signal input (latch data at rising edge).
I
Microcomputer command data signal input.
I
Microcomputer command load signal input. "L" : Load.
Input sub code block clock signal (fBLKCK = 75kHz) / Input SYNC signal for
I
CDTEXT (fDQSY = 300kHz).
I
Input clock for sub code Q register.
O
Output sub code Q data.
I
Input mute. "H" : Mute (connected to GND).
Output status signal (CRC,RESY,CLVS,NTTSTOP,SQOK,FLAG6,SENSE,NFLOCK,
O
NTLOCK,BSSEL,SUBQDATA,CDTEXT DATA,ANT-SHOCK READ OUT DATA.)
I
Input reset. "L" : Reset.
O
PWM output of spindle signal drive.
O
88.2kHz clock signal output (not used).
O
4.2336MHz clock signal output.
O
Output sub code serial (not used).
I
Input clock for subcode serial (not used).
O
Sub code frame clock signal output ( fCLDCK = 7.35kHz) (not used).
-
Test terminal (connected to power supply).
I
Crystal oscillator circuit input terminal (f = 16.93MHz).
O
Crystal oscillator circuit output terminal (f = 16.93MHz).
-
Power supply for digital circuit.
-
Ground for digital circuit.
Description
21

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xp-v513Xp-v511Xp-v514Xp-v512

Table of Contents